## COMPUTER ARCHITECTURES

02LSEOQ, 02LSEOV - A.Y. 2021/22 LAB 05 – WINMIPS

Considering a MIPS architecture with the following characteristics:

- Integer ALU: 1 clock cycle
- Data memory: 1 clock cycle
- FP arithmetic unit: pipelined, 2 clock cycles
- FP multiplier unit: pipelined, 4 clock cycles
- FP divider unit: not pipelined, 10 clock cycles

## Assume also:

- branch delay slot corresponding to 1 clock cycle, branch delay slot not enabled
- data forwarding enabled
- EXE stage could be completed also in out-of-order fashion.

Given the codes provided, esteem the number of clock cycles needed for completion. Also, fill up the tables with the pipeline stages at each clock cycle (this is needed only for one iteration of the loop).

; \*\*\*\*\*\*\*\*\*\*\*\*\*\* C \*\*\*\*\*\*\*\*\*\*\*\* for (i = 0; i < 10; i++) { ; v4[i] = v1[i]/v2[i] + v3[i]\*k;: \*\*\*\*\*\*\*\*\*\*\*\*\*\*\* MIPS64 \*\*\*\*\*\*\*\*\*\*\*\*

.data V1: .double "10 values"

V2: .double "10 values" V3: .double "10 values" V4: .double "10 values"

.text

main: daddui r1,r0,0 daddui r2,r0,10

cycle: l.d f1, v1(r2)

I.d f2, v2(r2)

I.d f3, v3(r2)

mul.d f5,f3,f4

div.d f6, f1, f2 add.d f7, f6, f5

s.d f7,v4(r1)

daddui r1,r1,8

daddi r2,r2,-1 bnez r2, cycle

halt

	comments	Clock cycles
	r2 ← pointer	
	r1 <= 10	
	f1 <= v1[i]	
	f2 <= v2[i]	
	f3 <= v3[i]	
	f5 <= v3[i]*k	
	f6 <= v1[i] / v2[i]	
	f7 <= v3[i]*k + v1[i]	
	v4[i] <= f7	
	r1 <= r1 + 8	
	r2 <= r2 - 1	
Total:		

daddui r1,r0,0																
daddui r2,r0,10																
l.d f1, v1(r2)																
l.d f2, v2(r2)																
l.d f3, v3(r2)																
mul.d f5,f3,f4																
div.d f6, f1, f2																
add.d f7, f6, f5																
s.d f7,v4(r1)																
daddui r1,r1,8																
daddi r2,r2,-1																
bnez r2, cycle																
halt																