

João Araújo — PG53922 Tiago Sousa — PG54261









Agenda



- Instruction Set
- Instruction Format
- Branch Conditions
- Datapath Design
- State Machine
- Test Benches
- RTL Schematic

Instruction Set



Mnemonic	Opcode	Description
NOP	00000	No operation
ADD	00001	Addition
SUB	00010	Subtraction
OR	00011	Logical OR
AND	00100	Logical AND
NOT	00101	Logical Complement
XOR	00110	Exclusive OR
СМР	00111	Arithmetic Comparison

Instruction Set



Mnemonic	Opcode	Description
Вхх	01000	Conditional Branch
JMP	01001	Jump
JMPL	01001	Jump and Link
LD	01010	Load direct from memory
LDI	01011	Load an immediate value
LDX	01100	Load indirect through reg + offset
ST	01101	Store direct to memory
STX	01110	Store indirect through reg + offset
HLT	11111	Halt
RETI	10000	Return from Interrupt

Instruction Format



	3127	2622	2117	16	1511	100
NOP	opcode		00			
ADD, SUB, OR, AND, X OR, CMP	opcode	rdst	rs1	0	rs2	00
ADD, SUB, OR, AND, X OR, CMP	opcode	rdst	rs1	1	imme	ed16
NOT	opcode	rdst	rs1		00	
MOV	opcode	rdst	rs1	1	0	.0

Instruction Format



	3127	2623	22	2117	16	1511
Bxx	opcode	Condition bits	immed23			
JMP	opcode	00000		rs1	0	immed16
JMPL	opcode	rdst		rs1	1	immed16
LD	opcode	rdst		ir	nmeda	22
LDI	opcode	rdst		immed22		
LDX	opcode	rdst		rs1	in	nmed17
ST	opcode	rst	rst immed22		22	
STX	opcode	rst		rs1	in	nmed17
HLT	opcode	00				
RETI	opcode	00000		11111	00	


Branch Conditions



Cond	Mnemonic	Description
0000	BRA	Branch always
1000	BNV	Branch never
0001	ВСС	Branch on carry clear
1001	BCS	Branch on carry set
0010	BVC	Branch on overflow clear
1010	BVS	Branch on overflow set
0011	BEQ	Branch on equal
1011	BNE	Branch on not equal
0100	BGE	Branch on greater than/equal to
1100	BLT	Branch on less than
0101	BGT	Branch on greater than
1101	BLE	Branch on less than/equal to
0110	BPL	Branch on plus
1110	ВМІ	Branch on minus


Top Design






CPU Design





State Machine





Control Signals




	Mux ALU	Mux Rs	Mux RF	Mux Mem	Mux PC	PC Load	RF Load	ALU En	Write CPU
ADD	0/1		0				1	1	
SUB	0/1		0				1	1	
OR	0/1		0				1	1	
AND	0/1		0				1	1	
NOT			0				1	1	
XOR	0/1		0				1	1	
CMP	0/1							1	
Bxx					0	1			
JMP					1	1	1		
JMPL			3		1	1			
LD			1	2			1		
LDI			2				1		
LDX			1	1			1		
ST		1		2					1
STX		1		1					1
NOP									
HLT									
RETI					1	1			

	mux RF	mux Mem	mux PC	PC Load	RF Load	IR Load	Read DMA	Write DMA
Fetch		1						
Fetch2			2	1		1		
Decode (dmaSwitch=o)							1	
Decode (dmaSwitch=1)								1
Int	3		3	1	1			


Memory Map






Memory IP Design






Register File IP Design





RTL Schematic





Top



```
module top(
   input clk,
   input it1,
   input it3,
   output [2:0] stateSyn,
   output [4:0] opcode
   wire IRLoad, PCLoad, RFLoad, WriteCPU, bit16, ALUEn;
   wire [1:0] muxMem, muxRF, muxPC;
   wire [2:0] opAlu;
   wire [3:0] condBxxCu, IE;
   wire ack, sigInt;
   wire Z,N,C,V;
   wire clk_1hz;
   wire [7:0] dmaCtrl;
   wire [`MEM_DEPTH-1:0] intPC, address_32, CPUAddr;
   wire [`DATA_SIZE-1:0] rs2data, cpuData, dataIn_32, dataOut_32, dmaData, dmaRData;
   wire [`MEM_DEPTH-1:0] dmaWriteAddr, destinationAddr, sourceAddr, dmaRAddr;
   wire flagDMA, WriteMem, ReadDMA, WriteDMA, dmaSwitch, DMAisRead;
cpu cpuInst (
    .flaqDMA(flaqDMA),
    .memInt(memInt),
    .WriteDMA(WriteDMA),
    . ReadDMA (ReadDMA),
    .DMAisRead(DMAisRead),
    .stateSyn(stateSyn),
    .opcode(opcode),
    .rs2data(rs2data),
    .CPUAddr(CPUAddr),
    .cpuData(cpuData)
```

```
.WriteMem(WriteMem).
    .dataIn_32(dataIn_32),
    .address_32(address_32),
                                                   dmaController dma (
    .data0ut_32(data0ut_32),
    .memInt(memInt)
                                                        . ReadDMA (ReadDMA),
addressBus addrbus (
    .WriteCPU(WriteCPU),
                                                        .dmaCtrl(dmaCtrl),
    .WriteDMA(WriteDMA),
    .ReadDMA(ReadDMA),
    .CPUAddr(CPUAddr),
    .dmaWriteAddr(dmaWriteAddr),
    .dmaReadAddr(dmaRAddr),
    .WriteMem(WriteMem),
                                                        .dmaData(dmaData),
    .address_32(address_32)
                                                        .flagDMA(flagDMA)
                                                   memoryMap map (
dataBus databus(
    .WriteCPU(WriteCPU),
    .WriteDMA(WriteDMA).
                                                        .WriteMem(WriteMem),
    .DMAisRead(DMAisRead),
    .rs2data(rs2data),
    .dmaData(dmaData),
    .dataFromMem(dataOut_32),
    .cpuData(cpuData),
                                                        .dmaCtrl(dmaCtrl),
    .dmaReadData(dmaRData),
    .dataToMem(dataIn_32)
```

```
.DMAisRead(DMAisRead),
.WriteDMA(WriteDMA),
.dmaDestinationAddr(destinationAddr),
.dmaSourceAddr(sourceAddr),
.dmaReadData(dmaRData),
.dmaWriteAddr(dmaWriteAddr),
.dmaReadAddr(dmaRAddr),
.dataToMem(dataIn_32),
.MemAddr(address_32),
.dmaSourceAddr(sourceAddr).
.dmaDestinationAddr(destinationAddr),
```

CPU





```
module cpu(
   input clk,
   input reset,
   input [3:0] IE,
   input it0,
   input it1,
   input it3,
   input flagDMA,
   input memInt,
   output WriteCPU,
   output WriteDMA,
   output ReadDMA,
   output DMAisRead,
   output [2:0] stateSyn,
   output [4:0] opcode,
   output ['DATA_SIZE-1:0] rs2data,
   output [`MEM_DEPTH-1:0] CPUAddr,
   output ['DATA_SIZE-1:0] cpuData
   wire [`MEM_DEPTH-1:0] intPC;
   wire [3:0] condBxxCu;
   wire [2:0] opAlu;
   wire [1:0] muxPC, muxMem, muxRF;
   wire muxALU, muxRs;
   wire ALUEn, IRLoad, PCLoad, RFLoad, bit16;
   wire sigInt, ack;
   datapath dp(
   .opAlu(opAlu),
   .muxPC(muxPC),
   .muxMem(muxMem),
   .muxRF(muxRF),
   .muxALU(muxALU),
   .muxRs(muxRs),
   .ALUEn(ALUEn),
   .IRLoad(IRLoad),
   .PCLoad(PCLoad),
   .RFLoad(RFLoad),
   .bit16(bit16),
   .opcode(opcode),
   .condBxxCu(condBxxCu),
   .rs2data(rs2data),
   .CPUAddr(CPUAddr),
   .cpuData(cpuData)
```

```
.opcode(opcode),
    .condBxxCu(condBxxCu),
    .flagDMA(flagDMA),
    .muxPC(muxPC),
    .muxMem(muxMem)
    .muxRF(muxRF),
    .muxALU(muxALU),
    .muxRs(muxRs),
    .IRLoad(IRLoad),
    .RFLoad(RFLoad),
    .WriteCPU(WriteCPU),
    .WriteDMA(WriteDMA),
    .ReadDMA(ReadDMA),
    .DMAisRead(DMAisRead),
    .it2(memInt),
    .siqInt(siqInt),
endmodule
```

Datapath



```
odule datapath(
  input reset,
  input ['MEM_DEPTH-1:0] intPC,
  input [2:0] opAlu,
  input [1:0] muxPC,
  input [1:0] muxMem
  input [1:0] muxRF,
  input muxALU,
  input muxRs,
  input ALUEn,
  input IRLoad
  input PCLoad,
  input RFLoad.
  output bit16,
  output [4:0] opcode,
  output [3:0] condBxxCu,
  output Z,
  output N,
  output ['DATA_SIZE-1:0] rs2data,
  output [`MEM_DEPTH-1:0] CPUAddr,
  output ['DATA_SIZE-1:0] cpuData
  reg ['DATA_SIZE-1:0] IR ;
  reg [`MEM_DEPTH-1:0] PC ;
  wire ['DATA_SIZE-1:0] result;
  wire [4:0] rdst;
  wire [4:0] rst =
  wire [4:0] rs1 =
  wire [4:0] rs2 =
  wire [3:0] cond =
  wire [15:0] immed16 = IR[15:0];
  wire [16:0] immed17 = IR[16:0];
  wire [21:0] immed22 = IR[21:0];
  wire [22:0] immed23 = IR[22:0];
  wire [`DATA_SIZE-1:0] sext16, sext17, sext22, sext23;
  wire ['MEM_DEPTH-1:0] nextPC;
  wire ['DATA_SIZE-1:0] RFIn;
  wire ['DATA_SIZE:0] rs1data;
  wire [4:0] rsIn;
  wire ['DATA_SIZE-1:0] ALUin2;
  assign rdst = (muxPC != 2'b11) ? IR[26:22] : 5'b11111;
  assign sext16[`DATA_SIZE-1:0] = { {(`DATA_SIZE-16){immed16[15]}} , immed16};
  assign sext17[`DATA_SIZE-1:0] = { {(`DATA_SIZE-17){immed17[16]}} , immed17};
  assign sext22[`DATA_SIZE-1:0] = { {(`DATA_SIZE-22){immed22[21]}} , immed22};
  assign sext23['DATA_SIZE-1:0] = { {('DATA_SIZE-23){immed23[22]}}} , immed23};
    always@(posedge clk) begin
              IR <= 32'd0;
          end if (IRLoad) begin
              IR <= cpuData;</pre>
```


```
assign nextPC = (muxPC == 2'd0 ) ? PC + sext23 :
                 (muxPC == 2'd1 ) ? rs1data + sext16 :
                 (muxPC == 2'd2 ) ? PC + 4 :
                (muxPC == 2'd3 ) ? intPC : 2'bx;
 always@(posedge clk) begin
    if (reset) begin
         PC <= 32'h000000050;
    end if (PCLoad) begin
         PC <= nextPC;
 assign CPUAddr = (muxMem == 2'b00 ) ? PC :
                    (muxMem == 2'b01 ) ? rs1data + sext17 :
                    (muxMem == 2'b10 ) ? sext22 : 2'bx ;
 assign RFIn = (muxRF == 2'b00 ) ? result :
                 (muxRF == 2'b01 ) ? cpuData :
                 (muxRF == 2'b10 ) ? sext22 :
                 (muxRF == 2'b11 ) ? PC : 2'bx;
 assign rsIn = (muxRs == 1'b0 ) ? rs2 :
                 (muxRs == 1'b1 ) ? rst : 1'bx;
RegFileHandler RF(
     .WriteRF(RFLoad),
     .readAddr1(rs1),
     .readAddr2(rsIn),
     .writeAddr(rdst),
     .writeData(RFIn),
     .readData1(rs1data),
     .readData2(rs2data)
                  (muxALU == 1'b1 ) ? rs2data : 1'bx;
     .ALUEn(ALUEn),
     .opAlu(opAlu),
     .IN1(rs1data),
     .IN2(ALUin2),
     .result(result)
assign condBxxCu = cond;
assign opcode = IR[31:27];
assign bit16 = IR[16];
```

ALU



```
`define ADD_ (opAlu == 1)
`define SUB_ (opAlu == 2)
`define OR_ (opAlu == 3)
`define AND_ (opAlu == 4)
`define NOT_ (opAlu == 5)
`define XOR_ (opAlu == 6)
`define CMP_ (opAlu == 7)
`define ALUflags (`ADD_||`SUB_||`CMP_)
`define WIDTH 32
```

```
assign {carryAux, resultAux} =
                                 (`ADD_) ? IN1 + IN2 :
                                   `SUB_) ? IN1 - IN2 :
                                   `OR_ ) ? IN1 | IN2 :
                                   `AND_) ? IN1 & IN2 :
                                   `NOT_) ? ~IN1 :
                                  `XOR_) ? IN1 ^ IN2 :
                                  ('CMP_) ? IN1 - IN2 : 0;
assign {carry, result} = (ALUEn) ? {carryAux, resultAux} : 0;
assign sigSubb = (`SUB_) ? 1'b1 : 1'b0;
always @(*) begin
    if (ALUEn && ALUflags) begin
        Z <= ~(|result[`WIDTH-1:0]);</pre>
        C <= carry;
        N <= result[`WIDTH-1];</pre>
        V <= (result[`WIDTH-1] & ~IN1[`WIDTH-1] & ~(sigSubb ^ IN2[`WIDTH-1])) |</pre>
                         (~result[`WIDTH-1] & IN1[`WIDTH-1] & (sigSubb ^ IN2[`WIDTH-1]));
```




ESRG

Research Group

Embedded Systems Test Bench Register File



```
define REG_WIDTH 32
 define REG_DEPTH 5
module RegFileHandler(
           WriteRF,
           [`REG_DEPTH-1:0] readAddr1,
           [`REG_DEPTH-1:0] readAddr2,
           [`REG_DEPTH-1:0] writeAddr,
           [`REG_WIDTH-1:0] writeData,
   output ['REG_WIDTH-1:0] readData1,
   output ['REG_WIDTH-1:0] readData2
   RegFileIP regInst(
        .address1(readAddr1),
        .address2(readAddr2),
        .RegWriteEn(WriteRF),
        .addressWrite(writeAddr),
        .dataWrite(writeData),
        .dataOut1(readData1),
        .dataOut2(readData2)
endmodule
```



Control Unit



```
ule controlunit(
input [3:0] condBxxCu.
input flagDMA,
output [1:0] muxPC,
output [1:0] muxRF,
output muxALU.
output muxRs.
output RFLoad.
output WriteDMA.
output ReadDMA,
output [2:0] opAlu,
    intProc <= 0;
     dmaSwitch <= 1:
            if (flagDMA) begin
                dmaSwitch <= dmaSwitch + 1;
             end else if(intWait) begin
```

```
intWait <= 0;
           if(intProc == 0 && intWait == 0) begin
assign muxRs = ((`ST || `STX) && (state == s_exec || state == s_extra)) ? 1'd1 : 1'd0;
assign muxALU = (bit16 && (`ALU) && (state == s_exec)) ? 1'b0 : 1'b1;
assign muxPC = (`Bxx && (state == s_exec)) ? 2'd0
              (('JMP||'JMPL||'RETI) && (state == s_exec)) ? 2'd1 :
assiqn muxMem = ((`LD || `ST) && (state == s_exec) || (`ST && state == s_extra)) ? 2'd2 :
               ((`LDX || `STX) && (state == s_exec) || (`STX && state == s_extra)) ? 2'd1 :
assign muxRF = ((`ALU) && (state == s_exec)) ? 2'd0 :
              (('LDX || 'LD) && ((state == s_exec) || state == s_extra )) ? 2'd1 :
assign ALUEn = (`ALU && (state == s_exec)) ? 1'd1 : 1'd0;
assign IRLoad = (state == s_fetch2) ? 1'd1 : 1'd0;
                (('LD || LDX) && (state == s_extra)) || (state == s_int) ? 1'd1 : 1'd0;
assign ReadDMA = (flagDMA && (state == s_decode) && dmaSwitch == 0) ? 1'd1 : 1'd0;
assign DMAisRead = (flaqDMA && state == s exec && dmaSwitch == 0) ? 1'd1 : 1'd0;
assign WriteDMA = (flagDMA && state == s_decode && dmaSwitch == 1) ? 1'd1 : 1'd0;
assign opAlu = (`ALU && (state == s_exec)) ? opcode[2:0] : 0;
assign ack = (intProc && `RETI) ? 1'd1 : 1'd0;
    .enBxx(enBxx),
    .cond(condBxxCu),
    .checkCond(checkCond)
```


Research Group

Embedded Systems Test Bench CheckCond



```
define BRA 4'b0000 // 0: always
define BNV 4'b1000 // 8: never
define BCC 4'b0001 // 1: carry clear
define BCS 4'b1001 // 9: carry set
define BVC 4'b0010 // 2: overflow clear
define BVS 4'b1010 // a: overflow set
define BEQ 4'b0011 // 3: equal
define BNE 4'b1011 // b: not equal
define BGE 4'b0100 // 4: greater than/ equal to
define BLT 4'b1100 // c: less than
define BGT 4'b0101 // 5: greater than
define BLE 4'b1101 // d: less than/ equal to
define BPL 4'b0110 // 6: on plus
define BMI 4'b1110 // e: on minus
```

```
assign checkCondAux =
                         (cond == `BRA) ? 1'd1 :
                         (cond == `BNV) ? 1'd0 :
                         (cond == `BCC) ? ~C
                         (cond == `BCS) ? C
                         (cond == `BVC) ? ~V
                         (cond == `BVS) ? V
                        (cond == `BEQ) ? Z
                         (cond == `BNE) ? ~Z
                        (cond == `BGE) ? (N & V)
                        (cond == `BLT) ? ~(N & V) | (~N & ~V)
                        (cond == `BGT) ? ~Z & ((N & V) | (~N & ~V))
                        (cond == `BLE) ? Z | ((N & V) | (~N & ~V))
                        (cond == `BPL) ? ~N
                        (cond == `BMI) ? N : 1'b0;
 assign checkCond = enBxx ? checkCondAux : 1'b0;
```



Interrupt Controller



```
module interruptController(
   input clk,
   input reset,
   input [3:0] IE,
   input it0,
   input it1,
   input it2,
   input it3,
   input ack,
   output reg sigInt,
   output reg [`MEM_DEPTH-1:0] intPC
   reg [3:0] priorityQueue;
   reg [1:0] priority;
   always @(posedge clk) begin
       if (reset) begin
           priorityQueue <= 4'b0000;
       end else if (ack) begin
           priorityQueue[priority] <= 1'b0;</pre>
   always @* begin
       if (priorityQueue != 4'b0000) begin
           if (priorityQueue[3]) begin
                intPC <= 32'h00000010;
                priority <= 3;
           end else if (priorityQueue[2]) begin
                intPC <= 32'h000000020;
           end else if (priorityQueue[1]) begin
               intPC <= 32'h00000030;
                priority <= 1;
           end else if (priorityQueue[0]) begin
                intPC <= 32'h00000040;
               priority <= 0;
           end else begin
               intPC <= 32'bx;
           end
           sigInt <= 1'b1;
       end else begin
           sigInt <= 1'b0;
           intPC <= 32'bx;</pre>
           priority <= 1'bx;</pre>
       priorityQueue <= priorityQueue | {it3 & IE[3], it2 & IE[2], it1 & IE[1], it0 & IE[0]};</pre>
   end
```

Interrupt	Priority	Interrupt Enable	intPC
ito	0	IE[o]	0X10
it1	1	IE[1]	0X20
it2	2	IE[2]	0X30
it3	3	IE[3]	0X40

Test Bench InterruptController





Memory




```
nodule memoryWrapper(
   input clk,
   input WriteMem,
   input [`MEM_WIDTH-1:0]dataIn_32,
   input [`MEM DEPTH-1:0]address 32,
  output [`MEM_WIDTH-1:0]dataOut_32,
  output memInt
   wire [`REAL_MEM_SIZE-1:0] address_15 = address_32[`REAL_MEM_SIZE-1:0];
   wire ['REAL_MEM_DEPTH-1:0] address0;
   wire [`REAL_MEM_DEPTH-1:0] address1;
  wire [`REAL MEM DEPTH-1:0] address2;
   wire [`REAL_MEM_DEPTH-1:0] address3;
   wire [`MEM_WIDTH-1:0] dataIn0;
   wire ['MEM WIDTH-1:0] dataIn1;
   wire [`MEM_WIDTH-1:0] dataIn2;
  wire ['MEM_WIDTH-1:0] dataIn3;
   wire ['IP_WIDTH-1:0] dataOut0;
   wire ['IP_WIDTH-1:0] dataOut1;
   wire ['IP WIDTH-1:0] dataOut2;
   wire ['IP_WIDTH-1:0] dataOut3;
   req bit0;
   reg bit1;
   wire ['MEM_WIDTH-1:0] dataInput;
  wire WriteMemCond;
   assign WriteMemCond = ((address_32[`REAL_MEM_SIZE-1] & WriteMem &
                          ~|address_32[`MEM_DEPTH-1:`REAL_MEM_SIZE])|
                         (~|address_32[`MEM_WIDTH-1:4] & WriteMem));
   assign memInt = (~WriteMemCond & WriteMem);
   always @(*) begin
      if (address_15[0] == 1'b1 || address_15[0] == 1'b0) begin
          bit0 <= address_15[0];
           bit1 <= address_15[1];
```

```
assign address0 = (bit1 | bit0) ? address_15[`REAL_MEM_SIZE-1:2]+1 : address_15[`REAL_MEM_SIZE-1:2];
assign address1 = (bit1)
                               ? address_15[`REAL_MEM_SIZE-1:2]+1 : address_15[`REAL_MEM_SIZE-1:2];
assign address2 = (bit1 & bit0) ? address_15[`REAL_MEM_SIZE-1:2]+1 : address_15[`REAL_MEM_SIZE-1:2];
assign address3 = address_15[`REAL_MEM_SIZE-1:2];
assign dataInput = (~bit1 & ~bit0) ? {dataIn_32[31:24], dataIn_32[23:16], dataIn_32[15:8], dataIn_32[7:0]}
                  (~bit1 & bit0) ? {dataIn_32[23:16], dataIn_32[15:8], dataIn_32[7:0], dataIn_32[31:24]}
                  (bit1 & ~bit0) ? {dataIn_32[15:8], dataIn_32[7:0], dataIn_32[31:24], dataIn_32[23:16]}
                  (bit1 & bit0) ? {dataIn 32[7:0], dataIn 32[31:24], dataIn 32[23:16], dataIn 32[15:8]}
assign dataIn0 [`MEM WIDTH-1:0] = dataInput[31:24];
assign dataIn1 [`MEM_WIDTH-1:0] = dataInput[23:16];
assign dataIn2 [`MEM WIDTH-1:0] = dataInput[15:8];
assign dataIn3 [`MEM_WIDTH-1:0] = dataInput[7:0];
assign dataOut_32 = (~bit1 & ~bit0)? {dataOut0, dataOut1, dataOut2, dataOut3} :
                   (~bit1 & bit0) ? {dataOut1, dataOut2, dataOut3, dataOut0} :
                   (bit1 & ~bit0) ? {dataOut2, dataOut3, dataOut0, dataOut1} :
                   (bit1 & bit0) ? {dataOut3, dataOut0, dataOut1, dataOut0} : 32'bx;
memory_ip memIP (
.WriteEn(WriteMemCond),
.address@(address@),
address1(address1),
address2(address2),
.address3(address3),
.clk(clk),
.dataIn0(dataIn0),
.dataIn1(dataIn1),
.dataIn2(dataIn2),
.dataIn3(dataIn3),
dataOut0(dataOut0),
dataOut1(dataOut1),
.data0ut2(data0ut2),
dataOut3(dataOut3)
```

Test Bench Memory





Address Bus



```
define MEM_DEPTH 32
define DATA_SIZE 32
module addressBus(
   input WriteCPU,
                                               // cpu memory write enable signal
   input WriteDMA,
   input ReadDMA,
   input [`MEM_DEPTH-1:0] CPUAddr,
                                               // cpu memory address to read or write
   input [`MEM_DEPTH-1:0] dmaWriteAddr,
                                               // dma memory address to write
   input [`MEM_DEPTH-1:0] dmaReadAddr,
                                               // memory write enable signal
   output WriteMem,
   output ['MEM DEPTH-1:0] address 32
   assign address_32 = (WriteCPU == 1) ? CPUAddr
                       (WriteDMA == 1) ? dmaWriteAddr :
                       (ReadDMA == 1) ? dmaReadAddr : CPUAddr;
   assign WriteMem = ((WriteCPU != WriteDMA) && ReadDMA == 0) ? 1 : 0;
endmodule
```

Data Bus




```
define MEM_DEPTH 32
define DATA_SIZE 32
// and attributing the data read from the memory to the appropriate variable (dmaRead or cpuData)
module dataBus(
   input WriteCPU,
                                          // cpu memory write enable signal
   input WriteDMA,
                                          // dma memory write enable signal
   input DMAisRead,
                                          // dma read signal (ReadDMA cant be enabled on s_exec)
   input [`DATA_SIZE-1:0] rs2data,
                                          // cpu data to write in memory
   input [`DATA_SIZE-1:0] dmaData,
                                          // dma data to write in memory
   input [`DATA_SIZE-1:0] dataFromMem,
   output ['DATA_SIZE-1:0] cpuData,
   output [`DATA_SIZE-1:0] dmaReadData,
   output [`DATA_SIZE-1:0] dataToMem
                                          // data to write in memory
    assign dataToMem = (WriteCPU == 1) ? rs2data
                       (WriteDMA == 1) ? dmaData : 32'bx;
   assign dmaReadData = (DMAisRead == 1) ? dataFromMem : 32'bx;
   assign cpuData = (DMAisRead == 0) ? dataFromMem :32'bx;
endmodule
```

ESRG

Research Group


Embedded Systems Test Bench Address Bus





Test Bench DataBus





DMA Controller






```
always @(posedge clk) begin
            state <= `S_IDLE;</pre>
            case(state)
                  S_IDLE: begin
                     flagDMA <= 2'b0;
                     if (start == 1) begin
                         state <= `S_TRANSFER;</pre>
                         counter <= 8'h00;
                         dmaWriteAddr <= dmaDestinationAddr - 4;</pre>
                         dmaReadAddr <= dmaSourceAddr;</pre>
                  S_TRANSFER: begin
                     if (counter < transferLength) begin</pre>
                         flaqDMA <= 1;
                         if (ReadDMA) begin
                              dmaWriteAddr = dmaWriteAddr + 4;
                              dmaReadAddr = dmaReadAddr + 4;
                         if (WriteDMA) begin
                              counter <= counter + 1;</pre>
                         end
                         state <= `S END;
                 `S_END: begin
                     state <= `S_IDLE;</pre>
                     flaqDMA <= 0;
                     counter <= 0;
             endcase
endmodule
```

Test Bench DMA Controller






Memory Mapping



```
dule memoryMap
  input clk,
  input reset,
 input WriteMem,
 input [`DATA_SIZE-1:0]dataToMem,
 input [`MEM_DEPTH-1:0]MemAddr,
 output reg [`MEM_DEPTH-1:0]dmaSourceAddr,
 output reg [`MEM_DEPTH-1:0]dmaDestinationAddr,
                                                         // dma destination address
 output [7:0]dmaCtrl,
 output [3:0]IE
 reg [`MEM_DEPTH-1:0]dmaCtrlAddr;
 reg [`MEM_DEPTH-1:0]dmaSource;
 req [`MEM_DEPTH-1:0]dmaDestination;
 reg [`DATA_SIZE-1:0]dmaReg;
 req [`MEM_DEPTH-1:0]interruptCtrlAddr;
 reg [`DATA_SIZE-1:0]interruptCtrl;
 assign IE = interruptCtrl [3:0];
 assign dmaCtrl = dmaReg[7:0];
 always @(posedge clk) begin
          dmaCtrlAddr <= 32'h000000000;
          dmaSource <= 32'h0000004;
          dmaDestination <= 32'h00000008;
          interruptCtrlAddr <= 32'h00000000c;</pre>
          dmaDestinationAddr <= 32'h00004100;</pre>
          dmaSourceAddr <= 32'h00000050;</pre>
          dmaReg <= 32'h000000000;
          interruptCtrl <= 32'h000000000;
 always @(*) begin
      if (WriteMem) begin
          case (MemAddr)
              dmaCtrlAddr:
                   dmaReq <= dataToMem;</pre>
              dmaSource:
                  dmaSourceAddr <= dataToMem;</pre>
              dmaDestination:
                  dmaDestinationAddr <= dataToMem;</pre>
              interruptCtrlAddr:
                   interruptCtrl <= dataToMem;</pre>
          endcase
```


Test Bench MemoryMap






Test Bench Interrupt







Test Bench DMA





