参考文献 265

## 参考文献

- [1] 全国科学基础名词审定委员会公布,计算机科学技术名词(第三版)08.0001, 科学出版社, 2018.12.
- [2] 王 泉, 吴中海, 陈仪香, 苗启广. 智能嵌入式系统专题前言, 软件学报, 2020, 31(9):2625-2626.
- [3] 彼得 马韦德尔 (Peter Marwedel), Embedded System Design (Third Edition), Springer,张凯龙 译,北京: 机械工业出版,2020.8
- [4] Edward A. Lee, Sanjit A. Seshia, Introduction to Embedded Systems, A Cyber-Physical Systems Approach (Second Edition), LeeSeshia.org, 2015.
- [5] K.V. Shibu, Introduction to Embedded Systems (嵌入式系统原理、设计及开发), 伍微 译,清华大学出版社,2012.1.
- [6] R. C. Cofer, Benjamin F. Harding, PGA 快速系统原型设计权威指南, 吴厚航、姚琪、杨碧波译,北京:机械工业出版社,2013.12
- [7] 陆佳华,嵌入式系统软硬件协同设计实战指南,北京:机械工业出版社,2014.7
- [8] 何小庆,嵌入式操作系统风云录,机械工业出版社,2016.10.
- [9] Frank Vahid, Tony Givargis. Embedded System Desing: A Unified Hardware/Software Introduction, Jone Wiley & Sons, 2002. 骆丽 译, 北京: 北京航空航天大学出版社, 2004.9.
- [10] 张效祥, 计算机科学技术百科全书(第二版), 清华大学出版社, 2005. 11.
- [11] George H. Mealy, A Method for Synthesizing Sequential Circuits, The Bell System technical Journal, 1045-1079, 1955.9.
- [12] Jø rgen Staunstrup, Wayne Wolf, Harware/SOftware Co-design Principe and Practice, Kluwer Academic Publishers, 1997.
- [13] R. Alur, C. Courcoubetis etc., The Algorithmic Analysis of Hybrid Systems, Theoretical Computer Science 138(1995) 3-24.
- [14] Lenny Delligatti, SysML Distilled A Brief Guide to the Systems Modeling Language, Addison-Wesley, 2014.
- [15] Sanford Friedenthal, Alan Moore, Rick Steiner, A Practical Guide

- to SysML, the Systems Modeling Language, Second Edition, Elsevier Press 2012.
- [16]钟雯,基于 SysML 的网络化嵌入式软件需求建模与仿真(D),华东师范大学, 2018.4
- [17] 王淑灵等,可信系统性质的分类和形式化研究综述文章,软件学报,2022,33(7)[doi: 10.13328/j.cnki.jos.006587]。
- [18] 李洪革,李峭,何锋,Verilog 硬件描述语言与设计,北京航空航天大学出版社,2017.3。
- [19] T. Simunic, L. Benini and G. De Micheli, Energy-Efficient Design of Battery-Powered Embedded Systems, ISLPED, IEEE Symposium on Low Power Electronics and Design, 212-217, August, 1999.
- [20] T. Simunic, G. De Micheli, L. Benini, Mat Hans, Source code optimization and profiling of energy consumption in embedded systems, In Proceedings of the International Symposium on System Synthesis, pages 193-199, 2000.
- [21] M. Kandemir, N. Vijaykrishnan, M. Irwin, and W. Ye, Influence of Compiler Optimizations on System Power, DAC '00: Proc. 37 th Design Automation Conference, June 2000, Pages 304-307, https://doi.org/10.1145/337292.337425.
- [22] 段林涛, 郭 兵等, Android 应用程序能耗分析与建模研究, 电子科技大学 学报, 2014, 43(2): 272-277.
- [23] 马昱春, 张超, LukWayne. 基于混合式两阶段的动态部分重构 FPGA 软硬件划分算法[J]. 清华大学学报(自然科学版), 2016, 56(3) 246-252, 261。
- [24] 詹瑾瑜, SoC 软/硬件协同设计方法学研究[D], 博士学位论文, 电子科技大学, 2005年12月。
- [25] 钟丽, 刘彦, 余思洋, 谢中, 嵌入式系统芯片中 SM2 算法软硬件协同设计与实现, 计算机应用, 2015, 35(5) 1412-1416。
- [26] 李正民,郭金金,吕莹莹,一种嵌入式系统软硬件划分算法,计算机仿真, 2011,28(10)204-207。

参考文献 267

- [27] Pierre A. Mudry, Guillaume Zufferey, Gianluca Tempesti, A hybrid Genetic algorithm for constrained hardware-software partitioning, Journal IEEE, 2006, 12(5) 79-85.
- [28] 熊志辉、李思昆、陈吉华,遗传算法与蚂蚁算法动态融合的软硬件划分,软件学报,2005,16(4) 503-512。
- [29] 李春江,面向动态可重构片上系统的过程级软硬件划分方法研究(M),湖南大学,2009。
- [30] Jane W.S. Liu, Real-Time Systems, Prentice-Hall, 2000.
- [31] Qing Li, (王安生译), 嵌入式系统的实时概念(Real-Time Concepts for Embedded Systems), 北京航空航天大学出版社, 2004.
- [32] Chandra Chekuri, CS 598: Special Topics: Approximation Algorithms Lecture 6, CS 598CC: Approximation Algorithms: Home Page (illinois.edu) https://chekuri.cs.illinois.edu/teaching/fall2006/approx.htm
- [33] J. D. Ullman, NP-Complete Scheduling Problems, Journal of Computer and System Sciences, 1975: (10) 384-393.
- [34] Peter Marwedel, (张凯龙译), 嵌入式系统设计, 机械工业出版, 2020.9.
- [35] C. L. Liu, Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment, Journal of the Association for Computing Machinery, 1973:20(1)46-61.
- [36] Margaret H. Dunham, Data Ming, Introductory and Advanced Topics, Pearson, 2003.
- [37] 许巾一,陈仪香,李凯旋,异构分布式嵌入式系统的优化设计方法,微纳电子与智能制造,2020:2(1)45-55.
- [38] Kernighan, B. W.; Lin, Shen (1970), An efficient heuristic procedure for partitioning graphs, Bell System Technical Journal 49: 291 307. doi:10.1002/j.1538-7305.1970.tb01770.x.
- [39] Lothar Thiele, Hardware-Software Codesign, 4. System Partitioning, Computer Engineering and Network, Swiss Federal Institute of Technology, 2019.1.

- [40] 李金洋, 软硬件划分若干算法研究及工具实现(D), 华东师范大学, 2018.
- [41] 李春生,可重构多核片上系统软硬件协同优化算法研究(D),中国科学技术大学,2014.
- [42] Wu Jigang, Thambipillai Srikanthan, Tao Jiao, Algorithmic aspects for functional partitioning and scheduling in hardware/software co-design, Design Automation for Embedded Systems, 2008: (12) 345 375. [43] Qingyuan Jiang, Jinyi Xu, Yixiang Chen, A Genetic Algorithm for Scheduling in Heterogeneous Multicore System Integrated with FPGA, 2021 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom), 2021:594-602.
- [44] Hao Shi, Jinyi Xu Yixiang Chen, An Effificient Scheduling Algorithm for Distributed Heterogeneous Systems with Task Duplication Allowed, 2021 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom), 2021:578-587.
- [45] Jinyi Xu, Kaixuan Li, Yixiang Chen, Real-time task scheduling for FPGA-based multicore systems with communication delay, Microprocessors and Microsystems 90 (2022) 104468
- [46] 潘松, 黄继业, 陈龙, EDA 技术与 Verilog HDL, (第2版), 清华大学出版社 2010。
- [47] Fukushima K. Neocognitron: A Self-Organizing Neural Network Model for a Mechanism of Pattern Recognition Unafffected by Shift in Position[J]. Biological Cybernetics, 1980: 36(4):193 202.
- [48] Lécun Y, Bottou L, Bengio Y, et al. Gradient-Based Learning Applied to Document Recognition[J]. Proceedings of the IEEE, 1998, 86(11): 2278 2324.

参考文献 269

[49] 陈云霁,李玲,李威,郭崎,杜子东,智能计算系统, 机械工业出版社, 2020.2

- [50] 中国标准出版社编委会,《道路交通标志和标线》(国家标准GB5768-1999),中国标准出版社,2007。
- [51] Umuroglu Y, Fraser N J, Gambarderlla G, et al. FINN: A Frame work for Fast, Scalable Binarized Neural Network Inference[C] // FPGA '17: Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays: 65 74,2017.