



**Faculty of Engineering and Technology
Electrical and Computer Engineering Department**

ENCS4370-Computer Architecture

Project#2

Prepared by:

Aws Shaheen	1212585	sec. 2
Alhasan Manasrah	1211705	sec. 1
Mohammed Khmour	1212517	sec. 3

Instructors: Ayman Hroub & Aziz Qaroush

Deadline: 22-06-2024

Abstract

This project aims to generate a multi cycle RISC processor that contain control logic, instruction memory, data memory, and functional units like ALU and register files, it breaks down instruction execution into multiple steps, such as instruction fetch, instruction decode, execution memory, and the write back stage.

Table of Contents

Abstract	1
1. Theory	1
1.1 Instruction Memory	1
1.2 Register File	1
1.3 ALU" Arithmetic Logic Unit"	1
1.4 Data Memory	1
1.5 Multiplexers	1
1.6 Sign Extenders	2
1.7 PC Control	2
1.8 Main Control.....	3
2. Procedure	3
2.1 RTL Design	3
2.1.1 R-Type.....	3
2.1.2 I-Type.....	3
2.1.3 LW.....	4
2.1.4 LBs	4
2.1.5 LBU.....	4
2.1.6 SW	5
2.1.7 BGT	5
2.1.8 BGTZ	5
2.1.9 BLT.....	5
2.1.10 BLTZ	6
2.1.11 BEQ.....	6
2.1.12 BEQZ	6
2.1.13 BNE	6
2.1.14 BNEZ	7
2.1.15 JMP	7
2.1.16 Call	7
2.1.17 RET.....	7
2.1.18 SV.....	7
2.2 State Diagram	8
2.3 The Logic Equations	8
2.3.1 Main Control Logic Equations	8
2.3.2 PC Control Logic Equation	9
2.4 Building the Data path	9
2.5 Writing the Verilog Code	11

2.6	Testing and Results	12
3.	<i>Conclusion</i>	14
4.	<i>References</i>	15

Table of Figures

Figure 1: State Diagram.....	8
Figure2 : Data Path	9
Figure 3: R-type	10
Figure 4: I-Type	10
Figure 5: J-type first formula	10
Figure 6: J-type second formula	10
Figure 7: S-type	10
Figure 8: first test code	12
Figure 9: wave form for the first test	12
Figure 10: second test code.....	13
Figure 11: Test 2 wave Form.....	13

Table of Tables

Table 1: PC Control signals Truth Table	2
Table 2: Main Control Signals Truth Table.....	3

1. Theory

1.1 Instruction Memory

In computer architecture the instruction memory is specialized type of memory used within a computer system to store the set of instructions that the processor executes. It fetches the instruction to decode and execute them in multiple cycles.

1.2 Register File

The Register file is an essential component of the CPU that contains set of registers which are small, fast storage locations directly accessible by the processor. These registers are used to store data temporarily during the execution of instructions.

1.3 ALU” Arithmetic Logic Unit”

The Arithmetic Logic Unit is responsible for performing arithmetic and logical operations, it's the main part in the execution stage, it decides which operation it's going to perform depending on the opcode, it performs several instructions like Add, Sub as arithmetic operations, or And OR as logical operations.

1.4 Data Memory

The Data Memory stores data used and produced by the CPU during its operations, information that the instructions manipulate, it's responsible of the Load, Store instructions, it either load the data from the registers to specific memory address or store the data saved in a register to specific memory address.

1.5 Multiplexers

A multiplexer is a combinational circuit that has many data inputs and a single output, depending on control or select inputs. For N input lines, $\log_2(N)$ selection lines are required, or equivalently, for 2^n input lines, n selection lines are needed. Multiplexers are also known as “N-to-1 selectors,” parallel-to-serial converters, many-to-one circuits, and universal logic circuits. They are mainly used to increase the amount of data that can be sent over a network within a certain amount of time and bandwidth, [1] while generating the RISC processor we used the three 2x1 Multiplexers, two 4x1 Multiplexers one of them was not fully used.

1.6 Sign Extenders

The sign extenders used are very simple they are responsible for two jobs only, first one is to extend the unsigned immediate to 16 Bits by adding zeros to the left, second one is to extend the signed immediate to 16 Bits by adding ones to the left for the negative sign or zeros to the positive sign

1.7 PC Control

The main control is essential unit in the CPU, it is responsible of set of control signals used in the Datapath especially the control signals that are responsible for deciding which PC to use for the next instruction to be fetched, also it takes zero and negative flag pits and produces the ALUop which in an input for the ALU to decide which operation will be performed.

opcode	Mode	zero	negative	PCSrc
0000	X	X	X	0
0001	X	X	X	0
0010	X	X	X	0
0011	X	X	X	0
0100	X	X	X	0
0101	X	X	X	0
0110	0	X	X	0
0110	1	X	X	0
0111	X	X	X	0
1000	0	0	0	2
1000	1	0	X	2
1001	0	X	1	2
1001	1	X	1	2
1010	0	1	X	2
1010	1	0	X	2
1011	0	0	X	2
1011	1	0	X	2
1100	X	X	X	1
1101	X	X	X	1
1110	X	X	X	3
1111	X	X	X	0

Table 1: PC Control signals Truth Table

1.8 Main Control

The main control is essential unit in the CPU, it is responsible of set of control signals used in the Datapath that helps to reduce the number of the components used to generate the RISC CPU, it generates the following control signals depending on the instruction and what are the control signals needed to perform the operation correctly:

Op	RASrc	RBSrc	RegDst	ExOP	RegWr	ALUSrc	MemRd	MemWR	Sv_Imm	ExtOpMem	MemOut	WBdata
Rtype	0	0	0	X	1	0	0	0	X	X	X	0
ADDI	0	X	0	1	1	1	0	0	X	X	X	0
ANDI	0	X	0	0	1	1	0	0	X	X	X	0
LW	0	X	0	1	1	1	1	0	X	X	0	1
LBu	0	X	0	1	1	1	1	0	X	0	1	1
LBS	0	X	0	1	1	1	1	0	X	1	1	1
SW	0	X	X	1	0	1	0	1	0	X	X	X
B	0	1	X	X	0	0	0	0	X	X	X	X
BZ	2	1	X	X	0	0	0	0	X	X	X	X
Jump	X	X	X	X	0	X	0	0	X	X	X	X
Call	X	X	1	X	1	X	0	0	X	X	X	2
Set	1	X	X	X	0	X	0	0	X	X	X	X
SV	0	X	X	1	0	X	0	1	1	X	X	X

Table 2: Main Control Signals Truth Table

2. Procedure

2.1 RTL Design

In this part the RTL design helped us when building the data path, and made it easier, it explains each instruction pass through which stages.

2.1.1 R-Type

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
 Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{Rs1}], \text{data2} \leftarrow \text{Reg}[\text{Rs2}]$
 Execute operation: $\text{ALU_Result} \leftarrow \text{op}(\text{data1}, \text{data2})$
 Write ALU result: $\text{REG}[\text{Rd}] \leftarrow \text{ALU_result}$
 Next pc: $\text{PC} \leftarrow \text{PC} + 2$

2.1.2 I-Type

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
 Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{Rs1}], \text{data2} \leftarrow \text{EXT}(\text{imm}^5)$
 Execute operation: $\text{ALU_Result} \leftarrow \text{op}(\text{data1}, \text{data2})$
 Write ALU result: $\text{REG}[\text{Rd}] \leftarrow \text{ALU_result}$
 Next pc: $\text{PC} \leftarrow \text{PC} + 2$

2.1.3 LW

Fetch instruction: $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch base register: $\text{base} \leftarrow \text{Reg}(\text{rs1})$
Calculate address: $\text{address} \leftarrow \text{base} + \text{sign_extend}(\text{imm5})$
Read memory: $\text{data} \leftarrow \text{MEM}[\text{address}]$
Write register Rd: $\text{Reg}(\text{Rd}) \leftarrow \text{data}$
Next PC address: $\text{PC} \leftarrow \text{PC} + 2$

2.1.4 LBS

Fetch instruction: $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch base register: $\text{base} \leftarrow \text{Reg}(\text{rs1})$
Calculate address: $\text{address} \leftarrow \text{base} + \text{sign_extend}(\text{imm5})$
Read memory: $\text{data} \leftarrow \text{MEM}[\text{address}]$
Extend byte: $\text{byte} \leftarrow \text{sign_ext}(\text{data}[7:0])$
Write register Rd: $\text{Reg}(\text{Rd}) \leftarrow \text{byte}$
Next PC address: $\text{PC} \leftarrow \text{PC} + 2$

2.1.5 LBU

Fetch instruction: $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch base register: $\text{base} \leftarrow \text{Reg}(\text{rs1})$
Calculate address: $\text{address} \leftarrow \text{base} + \text{sign_extend}(\text{imm5})$
Read memory: $\text{data} \leftarrow \text{MEM}[\text{address}]$
Extend byte: $\text{byte} \leftarrow \text{zero_ext}(\text{data}[7:0])$
Write register Rd: $\text{Reg}(\text{Rd}) \leftarrow \text{byte}$
Next PC address: $\text{PC} \leftarrow \text{PC} + 2$

2.1.6 SW

Fetch instruction: $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch registers: $\text{base} \leftarrow \text{Reg}(\text{rs1}), \text{data} \leftarrow \text{Reg}(\text{Rs2})$
Calculate address: $\text{address} \leftarrow \text{base} + \text{sign_extend}(\text{imm5})$
Write memory: $\text{MEM}[\text{address}] \leftarrow \text{data}$
Next PC address: $\text{PC} \leftarrow \text{PC} + 2$

2.1.7 BGT

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{Rs1}], \text{data2} \leftarrow \text{Reg}[\text{Rs2}]$
Greater than: $\text{zero, negative} \leftarrow \text{subtract}(\text{data1}, \text{data2})$
Branch: if ($\sim\text{zero} \ \&\& \ \sim\text{negative}$)
 $\text{PC} \leftarrow \text{PC} + 2 + 2 \times \text{sign_ext}(\text{offset}^5)$
else
 $\text{PC} \leftarrow \text{PC} + 2$

2.1.8 BGTZ

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{R0}], \text{data2} \leftarrow \text{Reg}[\text{Rs2}]$
Greater than: $\text{zero, negative} \leftarrow \text{subtract}(\text{data1}, \text{data2})$
Branch: if ($\sim\text{zero} \ \&\& \ \sim\text{negative}$)
 $\text{PC} \leftarrow \text{PC} + 2 + 2 \times \text{sign_ext}(\text{offset}^5)$
else
 $\text{PC} \leftarrow \text{PC} + 2$

2.1.9 BLT

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{Rs1}], \text{data2} \leftarrow \text{Reg}[\text{Rs2}]$
Greater than: $\text{zero, negative} \leftarrow \text{subtract}(\text{data1}, \text{data2})$
Branch: if ($\sim\text{zero} \ \&\& \ \text{negative}$)
 $\text{PC} \leftarrow \text{PC} + 2 + 2 \times \text{sign_ext}(\text{offset}^5)$
else
 $\text{PC} \leftarrow \text{PC} + 2$

2.1.10 BLTZ

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{R0}], \text{data2} \leftarrow \text{Reg} [\text{Rs2}]$
Greater than: $\text{zero, negative} \leftarrow \text{subtract} (\text{data1}, \text{data2})$
Branch: $\text{if } (\sim\text{zero} \ \&\& \text{negative})$
 $\text{PC} \leftarrow \text{PC} + 2 + 2x \text{ sign_ext}(\text{offset}^5)$
else
 $\text{PC} \leftarrow \text{PC} + 2$

2.1.11 BEQ

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{Rs1}], \text{data2} \leftarrow \text{Reg} [\text{Rs2}]$
Greater than: $\text{zero, negative} \leftarrow \text{subtract} (\text{data1}, \text{data2})$
Branch: $\text{if } (\text{zero})$
 $\text{PC} \leftarrow \text{PC} + 2 + 2x \text{ sign_ext}(\text{offset}^5)$
else
 $\text{PC} \leftarrow \text{PC} + 2$

2.1.12 BEQZ

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{Rs1}], \text{data2} \leftarrow \text{Reg} [\text{Rs2}]$
Greater than: $\text{zero, negative} \leftarrow \text{subtract} (\text{data1}, \text{data2})$
Branch: $\text{if } (\text{zero})$
 $\text{PC} \leftarrow \text{PC} + 2 + 2x \text{ sign_ext}(\text{offset}^5)$
else
 $\text{PC} \leftarrow \text{PC} + 2$

2.1.13 BNE

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{Rs1}], \text{data2} \leftarrow \text{Reg} [\text{Rs2}]$
Greater than: $\text{zero, negative} \leftarrow \text{subtract} (\text{data1}, \text{data2})$
Branch: $\text{if } (\sim\text{zero})$
 $\text{PC} \leftarrow \text{PC} + 2 + 2x \text{ sign_ext}(\text{offset}^5)$
else
 $\text{PC} \leftarrow \text{PC} + 2$

2.1.14 BNEZ

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch operand: $\text{data1} \leftarrow \text{REG}[\text{R0}], \text{data2} \leftarrow \text{Reg} [\text{Rs2}]$
Greater than: $\text{zero, negative} \leftarrow \text{subtract} (\text{data1}, \text{data2})$
Branch: $\text{if } (\sim \text{zero})$
 $\text{PC} \leftarrow \text{PC} + 2 + 2 \times \text{sign_ext}(\text{offset}^5)$
else $\text{PC} \leftarrow \text{PC} + 2$

2.1.15 JMP

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Target PC address: $\text{target} \leftarrow \text{PC} [15:10] \parallel \text{address9} \parallel '0'$
JUMP: $\text{PC} \leftarrow \text{target}$

2.1.16 Call

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Target PC address: $\text{target} \leftarrow \text{PC} [15:10] \parallel \text{address9} \parallel '0'$
Save address: $\text{REG}[\text{R7}] \leftarrow \text{PC} + 2$
JUMP: $\text{PC} \leftarrow \text{target}$

2.1.17 RET

Fetch instruction: $\text{instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch NextPC: $\text{nextPC} \leftarrow \text{REG}[\text{R7}]$
Next PC: $\text{PC} \leftarrow \text{nextPC}$

2.1.18 SV

Fetch instruction: $\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
Fetch data: $\text{address} \leftarrow \text{REG}[\text{Rs1}], \text{data} \leftarrow \text{EXT} (\text{imm8})$
Write memory: $\text{MEM} [\text{address}] \leftarrow \text{data}$
Next PC address: $\text{PC} \leftarrow \text{PC} + 2$

2.2 State Diagram

In this part we have drawn the state diagram that represents the stages that every instruction pass through, we have used Lucid.app[2] for this diagram.




Figure 1: State Diagram

2.3 The Logic Equations

2.3.1 Main Control Logic Equations

$RA_{src}: OP(BZ) \rightarrow RA_{src} = 2$
 $OP(Ret) \rightarrow RA_{src} = 1$
 $Else \rightarrow RA_{src} = 0$
 $RB_{src} = Branch$
 $RegDst = call$
 $ExtOp = \sim ANDI$
 $RegWr = \sim (sw + Branch + jump + ret + sv)$
 $ALU_{src} = \sim (R_type + Branch)$
 $MemRd = Lw + LBU + LBS$
 $MemWr = Sw + Sv$
 $SvImm = Sv$
 $ExtOpMemory = LBS$
 $MemOut = \sim LW$
 $WB: LW + LBU + LBS = 1 \rightarrow WB = 1$
 $Call = 1 \rightarrow WB = 2$
 $else \rightarrow WB = 0$

2.3.2 PC Control Logic Equation

PCSrc=2

if (opcode==1000 \wedge mode==0 \wedge zero==0 \wedge negative==0) \vee
 (opcode==1000 \wedge mode==1 \wedge zero==0) \vee
 (opcode==1000 \wedge mode==1 \wedge zero==0) \vee
 (opcode==1001 \wedge mode==0 \wedge negative==1) \vee
 (opcode==1001 \wedge mode==0 \wedge negative==1) \vee
 (opcode==1001 \wedge mode==1 \wedge negative==1) \vee
 (opcode==1001 \wedge mode==1 \wedge negative==1) \vee
 (opcode==1010 \wedge mode==0 \wedge zero==1) \vee
 (opcode==1010 \wedge mode==0 \wedge zero==1) \vee
 (opcode==1010 \wedge mode==1 \wedge zero==0) \vee
 (opcode==1010 \wedge mode==1 \wedge zero==0) \vee
 (opcode==1011 \wedge mode==0 \wedge zero==0) \vee
 (opcode==1011 \wedge mode==0 \wedge zero==0) \vee
 (opcode==1011 \wedge mode==1 \wedge zero==0) \vee
 (opcode==1011 \wedge mode==1 \wedge zero==0)

PCSrc=1 if (opcode==1100) \vee (opcode==1101)PCSrc=1 if (opcode==1100) \vee
 (opcode==1101)

PCSrc=3 if (opcode==1110)PCSrc=3 if (opcode==1110)

PCSrc=0 otherwisePCSrc=0 otherwise

2.4 Building the Data path

In this part we built the data path using Lucid.app [2], the data path contains the 5 stages that represents the RISC Processor.




Figure 2: Data Path

In figure 1 the data path contains at first the fetch stage, the fetch stage fetches the instruction from the instruction memory then the decode stage that split the instruction depending on each instruction type formula, like deciding what are the source and destination registers used and the op code in the R-type instructions like ADD,AND,SUB.



Figure 3: R-type

For the I-type instructions also in the decoding stage it decides the registers that are used in this instruction and the op code also with 1 bit mode for deciding if the operation is signed or unsigned like ADDI,ANDI.




Figure 4: I-Type

The J type instructions are in two forms the first one is to decide the op code and the jump offset.




Figure 5: J-type first formula

The second just decides the op code and the next PC will be the value stored in R7, for ret instruction.




Figure 6: J-type second formula

At last, the S-type instructions, in the decode stage it specifies the source register, the op code and the immediate.



Figure 7: S-type

Some instructions like the J-type instructions finishes the execution in the decode stage, then after the decode stage the instructions that need more than the previous two stages the instruction go to the execution stage, in this the main functional unit is the ALU, its used for performing the calculations for the arithmetic operations or to perform the address calculations for the Load, Store instructions. Then the data memory stage which is only used by the load, store instructions its either store the data in specific address or load data from specific address, then in the end of the data path is the write back stage which writes the result of the ALU to the destination register, or the next PC, or the data loaded from the data memory and then write it back to the register, this happens by helping from the control units “The main control unit & The PC control unit” that generates the control signals, the control signals are passed to the multiplexers to decide what to pass through the mux, and enter the next stage correctly, the control units main job is to generate the control signal that helps in passing through the stages correctly, for example in the R-type instructions there Is a control signal named ALU source, to decide what to pass to the ALU, if its R-type instruction it pass the second source register, if its I-type instruction it pass the immediate with the first source register to the ALU “which is passed by default”, the PC control generates control signals to decide on what is the PC that contains the next instruction, and generate the ALU op code.

2.5 Writing the Verilog Code

In this part we have written all modules needed to implement the RISC processor using EDA playground [3], and Active HDL [4], our code contains each component in the Datapath separated, and then we combined them in one Verilog file named Datapath contains also the test bench for testing our processor, and how it deals with the instructions given in the test bench.

2.6 Testing and Results

In this part we have tested our final project using different types of instructions, and looked through the wave form to see the results.

```

1  module instruction_Memory (pc,instruction);
2      input [15:0] pc;
3      output reg [15:0] instruction;
4      reg [7:0] Memory [0:255];
5
6      initial begin
7          Memory[0] = 8'b0101_0000;
8          Memory[1] = 8'b0001_0010; // add $R1,$R1,$R2
9
10         Memory[2] = 8'b0111_0000;
11         Memory[3] = 8'b1111_0010; // Sv
12
13         Memory[4] = 8'b0101_0000;
14         Memory[5] = 8'b0001_0010; // add
15
16         Memory[6] = 8'b0111_0000;
17         Memory[7] = 8'b1111_0010; // Sv
18
19     end
20
21     always @(*) begin
22         instruction[7:0] <= Memory [pc];
23         instruction [15:8] <= Memory [pc+1];
24     end
25 endmodule

```

Figure 8: first test code




Figure 9: wave form for the first test

The precious figures show the instructions used to test and their results in the wave form, the first test contains 4 instruction 2 Add instructions and two SV instructions, the Add instruction ads R1 and R2, and store the result in R1, we used the instruction twice to check if the results are the same when testing same instruction.

```

1 module instruction_Memory (pc,instruction);
2   input [15:0] pc;
3   output reg [15:0] instruction;
4   reg [7:0] Memory [0:255];
5
6   initial begin
7
8       // R-Type
9       Memory[0] = 8'b0101_0000; // add(4) $R1(3), $R1(3), $R2(3)
10      Memory[1] = 8'b0001_0010; // add(4) $R1(3), $R1(3), $R2(3)
11
12      // S-Type
13      Memory[2] = 8'b0111_0000;
14      Memory[3] = 8'b1111_0010;
15
16      // R-Type
17      Memory[4] = 8'b0001_0110;
18      Memory[5] = 8'b0010_0100; // sub(4) $R1(3), $R1(3), $R2(3)
19
20      // I-Type
21      Memory[6] = 8'b0110_0100;
22      Memory[7] = 8'b0011_0110; // addi
23
24  end
25
26  always @(*) begin
27      instruction[7:0] <= Memory [pc];
28      instruction [15:8] <= Memory [pc+1];
29  end
30 endmodule
31

```

Figure 10: second test code




Figure 11: Test 2 wave Form

In the second test we tested the SUB and the ADDI, the results are shown in the previous wave form, the sub instruction substitutes the value stored in R2 from the value stored in R1, and store the result in R1, then the ADDI the destination register is R6, the source register is R6, the immediate is 4.

3. Conclusion

In conclusion, the design and implementation of the multi-cycle RISC processor demonstrate a structured approach to CPU architecture, emphasizing control logic, instruction memory, and data memory. The integration of various components, such as the ALU, register files, and multiplexers, ensures efficient instruction execution across multiple cycles. The project successfully highlights the importance of breaking down instruction execution into distinct stages, enhancing the processor's overall performance and functionality. This comprehensive exploration of a multi-cycle RISC processor underscores the significance of meticulous design and verification in advancing computer architecture.

4. References

- [1]: <https://www.geeksforgeeks.org/multiplexers-in-digital-logic/>
- [2]: <https://www.lucidchart.com/pages/>
- [3]: <https://www.edaplayground.com/>
- [4]: https://www.aldec.com/en/products/fpga_simulation/active_hdl_student