







Digital IC Digital Design and Verification

Lab Manual # 08 - FPGA Prototyping

Release: 1.0

Date: 07-July-2024

NUST Chip Design Centre (NCDC), Islamabad, Pakistan





Copyrights ©, NUST Chip Design Centre (NCDC). All Rights Reserved. This document is prepared by NCDC and is for intended recipients only. It is not allowed to copy, modify, distribute or share, in part or full, without the consent of NCDC officials.

Revision History

Revision	Revision	Revision	Nature of Revision	Approved
Number	Date	By		By
1.0	07/07/2024	Saad Khan	Complete Manual	-





Contents

Overview	3
Tools	3
Overflow	3
Step-by-Step Guide	4
Opening Vivado 2019	4
Create the design	4
Add CLK Constraint	5
Synthesizing the Design	6
Implementing the Design	6
Analyzing Power & Area Analysis	7
Generating Bitstream	
Connecting to the NEXUS A7 FPGA Board	8
Rubrics for FPGA Prototyping	
Submission Instructions	






Overview

This handout will guide you through using Vivado 2019 to synthesize, implement, analyze, and generate a bitstream for a 4x1 multiplexer. You will also learn how to connect the bitstream to a NEXUS A7 FPGA board. Additionally, you'll receive home tasks to further your understanding.

Tools

Xilinx Vivado

Overflow:







Step-by-Step Guide:

Opening Vivado 2019

- 1.1. Launch Vivado 2019 from your computer.
- 1.2. Create a new project: File > Project > New.
- 1.3. Follow the wizard to name your project and choose its location.
- 1.4. Select RTL Project, in Project Type Menu.
- 1.5. Check, "Do not Specify sources at this time".
- 1.6. Press Next.
- 1.7. Select Family as "Artix 7" board as "xc7a100Tcsg324-1" FPGA Board.




Create the design:

2.1. Add Design source file




2.2. Create a "Mux4x1" Module, change file type to System Verilog.








2.3. Add Simulation Source file.



2.4. Create a testbench, "tb_mux4x1", change file type to System Verilog.




Add CLK Constraint:

1. Add a constrain Source file.




2. Create the Constraint file.







3. Write the clock constraint.



Synthesizing the Design:

4.1. Click on Run Synthesis.



4.2. Review the synthesis report under Design Runs Tab, to ensure there are no errors.



Implementing the Design

5.1. Click on Run Implementation.



5.2. Review the implementation report for any issues.










Analyzing Power & Area Analysis

- 6.1. After implementation, navigate to the Reports section, Under Implementation.
- 6.2. Generate a power analysis report: Reports > Report Power.



6.3. Generate an area analysis report: Reports > Report Utilization.









Generating Bitstream


7.1. Click on Generate Bitstream.




7.2. Once the bitstream is generated, ensure there are no errors in the process.

Connecting to the NEXUS A7 FPGA Board.

- 8.1. Connect your NEXUS A7 FPGA board to your computer via USB.
- 8.2. Open the Hardware Manager in Vivado.



8.3. Click Open Target and select Auto Connect.



8.4. Program the FPGA with your bitstream: Program Device > xc7a35t_0.







Rubrics for FPGA Prototyping

Criteria	Description	Marks Distribution(Out of 15)
Synthesis and Implementation		
Successful Synthesis	Design synthesizes without Warnings, zero errors	1
Successful Implementation	Design implementation without Warnings, zero errors	1
Hardware Utilization		
Minimal Hardware Used	Less hardware resources utilized	2
Area Efficiency	Less area consumed by the design	2
Warnings and Errors		
Minimal Warnings	Fewer warnings during synthesis and implementation	2
No Errors	No errors during synthesis and implementation	1
Power Consumption		
Low Power Usage	Less power consumed by the design	2
Testbench and Verification		
Functional Verification	Testbench verifies all functionality correctly	1
Documentation and Submission		
Proper Documentation	Detailed and clear documentation provided	1
Correct Submission Format	Submitted as a zip folder with the correct naming convention	1
VIVA		5

Submission Instructions

Submit your complete project folder as a zip file following the naming convention: **DLD-Lab5-FPGA-Prototyping-StudentName-TaskX**

Ensure your submission includes:

- All source files (.sv)
- Testbench files
- Synthesis and implementation reports
- Power and area analysis reports
- Bitstream file (.bit)
- Documentation (README, design description, etc.)

Example Naming

If your name is John Doe and you are submitting Task 2, the zip file should be named: **DLD-Lab5-FPGA-Prototyping-JohnDoe-Task2**





By adhering to this rubric and submission format, you will be evaluated on your design efficiency, correctness, and the quality of your documentation and submission.