



NUST CHIP DESIGN CENTRE

**Digital Logic Design**


**Lab Manual # 08**

**Combinational Circuits using System Verilog**

<b><u>Name</u></b>	<i><u>Muddassir Ali Siddiqui</u></i>
<b><u>Instructor</u></b>	<i><u>Sir Musaddiq Hussain &amp; Sir Bilal</u></i>
<b><u>Date</u></b>	<i><u>30<sup>th</sup> July 2025</u></i>

**i. Task 1:**

**i. Task 1:**



PROJECT MANAGER - task1

Sources

Hardware Device Properties

Project Summary

Overview

Dashboard

Project location:

F:\muddassir\_all\_siddiqui\ncdc\ddi\labs\lab1\codes\task1

Product family:

Artix-7

Project part:

xc7a100tcsq324-1

Top module name:

task\_13

Target language:

Verilog

Simulator language:

Mixed

Synthesis

Implementation

Summary

Route Status

Status:

Complete

Messages:

3 warnings

Part:

xc7a100tcsq324-1

Strategy:

Vivado Synthesis Defaults

Report Strategy:

Vivado Synthesis Default Reports

Incremental synthesis:

None

Status:

Complete

Messages:

16 warnings

Part:

xc7a100tcsq324-1

Strategy:

Vivado Implementation Defaults

Report Strategy:

Vivado Implementation Default Reports

Incremental implementation:

None

DRC Violations

Timing

Setup

Hold

Pulse Width

Summary:

1 warning

Implemented DRC Report

Worst Negative Slack (WNS):

NA

Total Negative Slack (TNS):

NA

Number of Failing Endpoints:

NA

Total Number of Endpoints:

NA

Implemented Timing Report

Utilization

Post-Synthesis

Post-Implementation

Power

Summary

On-Chip

Graph

Table

LUT:

4%

IO:

3%

Utilization (%)

0

25

50

75

100

Total On-Chip Power:

1.402 W

Junction Temperature:

31.4 °C

Thermal Margin:

53.6 °C (11.6 W)

Effective  $\theta_{JA}$ :

4.6 °C/W

Power supplied to off-chip devices:

0 W

Confidence level:

Low

Implemented Power Report

Resource

Utilization

Available

Utilization %

LUT

1

63400

0.01

IO

7

210

3.33

Dynamic:

1.300 W

(93%)

Static:

0.102 W

(7%)

Signals:

0.031 W

(2%)

Logic:

0.004 W

(1%)

IO:

1.265 W

(97%)

PL Static:

0.102 W

(100%)

SIMULATION - Behavioral Simulation - Functional - sim\_1 - mux\_tb

Basys-3-Master.xdc x task11.sv x Untitled 1 x

Scope Sources Objects Protocol Instances

Name	Value
u	1
v	0
w	1
x	0
s1	1
s0	1
m	0

0 ns 10 ns 20 ns 30 ns 35.922 ns 40 ns

```
1 //`timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 07/28/2025 08:20:20 PM
7 // Design Name:
8 // Module Name: task11
9 // Proj
10 // Targ
11 // Tool
12 // Desc
13 //
14 // Dep
15 //
16 // Rev
17 // Rev
18 // Add
19 //
20 //
21 //
22 //
23 module
24     inp
25     inp
26     out
27 );
28     logic n0, n1, n2, n3, s0n, s1n;
29
30     not (s0n, s0);
```



Bitstream Generation Completed

Bitstream Generation successfully completed.

Next

- ☒ Open Implemented Design
- ☐ View Reports
- ☐ Open Hardware Manager
- ☐ Generate Memory Configuration File
- ☐ Don't show this dialog again

OK Cancel



[illegible]

ii. Task 2:

PROJECT MANAGER - task2

Project Summary

Overview | Dashboard

Project location: F:\muddassir\_ali\_siddiqui\ncdc\ddid\labs\lab1\codes\task2

Product family: Artix-7

Project part: xc7a100tcsq324-1

Top module name: bcd\_to\_7seg

Target language: Verilog

Simulator language: Mixed

Synthesis

Status: Out-of-date

Messages: 34 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Synthesis Defaults

Report Strategy: Vivado Synthesis Default Reports

Incremental synthesis: None

Implementation

Status: Out-of-date

Messages: 8 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Implementation Defaults

Report Strategy: Vivado Implementation Default Reports

Incremental implementation: None

DRC Violations

Summary: 1 warning

[Implemented DRC Report](#)

Timing

Worst Negative Slack (WNS): NA

Total Negative Slack (TNS): NA

Number of Failing Endpoints: NA

Total Number of Endpoints: NA

[Implemented Timing Report](#)

Power

Total On-Chip Power: 7.529 W

Junction Temperature: 59.4 °C

Thermal Margin: 25.6 °C (5.5 W)

Effective 3JA: 4.6 °C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

[Implemented Power Report](#)

Utilization

Post-Synthesis | Post-Implementation

Graph | Table

LUT: 1%

IO: 9%

Utilization (%)

Project Summary

Overview | Dashboard

Project location: F:\muddassir\_ali\_siddiqui\ncdc\ddid\labs\lab1\codes\task2

Product family: Artix-7

Project part: xc7a100tcsq324-1

Top module name: bcd\_to\_7seg

Target language: Verilog

Simulator language: Mixed

Synthesis

Status: Out-of-date

Messages: 34 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Synthesis Defaults

Report Strategy: Vivado Synthesis Default Reports

Incremental synthesis: None

Implementation

Conflict nets: 0

Unrouted nets: 0

Partially routed nets: 0

Fully routed nets: 13

DRC Violations

Summary: 1 warning

[Implemented DRC Report](#)

Timing

Worst Negative Slack (WNS): NA

Total Negative Slack (TNS): NA

Number of Failing Endpoints: NA

Total Number of Endpoints: NA

[Implemented Timing Report](#)

Power

Dynamic: 7.379 W (98%)

Static: 0.150 W (2%)

PL Static: 0.150 W (100%)

Signals: 0.075 W (1%)

Logic: 0.023 W (1%)

IO: 7.282 W (98%)

Utilization

Post-Synthesis | Post-Implementation

Graph | Table

Resource	Utilization	Available	Utilization %
LUT	4	63400	0.01
IO	19	210	9.05


Tcl Console

Messages

Log

Reports

Design Runs





cro SD Connector

Bitstream Generation Completed

Bitstream Generation successfully completed.

Next

- ☒ Open Implemented Design
- ☐ View Reports
- ☐ Open Hardware Manager
- ☐ Generate Memory Configuration File
- ☐ Don't show this dialog again

OK Cancel

bcd\_to\_7seg.sv x Nexys-A7-100T-Master.xdc x bcd\_to\_7seg\_tb.sv x Untitled 6\* x

0 ns 20 ns 40 ns 60 ns 80 ns 100.000 ns

Name	Value
> bcd[3:0]	1001
> seg[6:0]	1111011

0000 0001 0010 0011 0100 0101 0110 0111 1000 1001

1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1111011

iii. Task 3:

PROJECT MANAGER - task3

Project Summary

priority\_encoder.v

Nexys-A7-100T-Master.xdc

Overview | Dashboard

Product family: Artix-7

Project part: xc7a100tcsq324-1

Top module name: priority\_encoder

Target language: Verilog

Simulator language: Mixed

Synthesis

Status: Out-of-date

Messages: 4 critical warnings, 342 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Synthesis Defaults

Report Strategy: Vivado Synthesis Default Reports

Incremental synthesis: None

Implementation

Status: Out-of-date

Messages: 43 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Implementation Defaults

Report Strategy: Vivado Implementation Default Reports

Incremental implementation: None

DRC Violations

Summary: 1 warning

Implemented DRC Report

Timing

Worst Negative Slack (WNS): NA

Total Negative Slack (TNS): NA

Number of Failing Endpoints: NA

Total Number of Endpoints: NA

Implemented Timing Report

Power

Total On-Chip Power: 7.285 W

Junction Temperature: 58.2 °C

Thermal Margin: 26.8 °C (5.8 W)

Effective  $\theta_{JA}$ : 4.6 °C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Implemented Power Report

Utilization

Post-Synthesis | Post-Implementation

Graph | Table

LUT: 1%

IO: 14%

Utilization (%)

PROJECT MANAGER - task3

Project Summary

priority\_encoder.v

Nexys-A7-100T-Master.xdc

Overview | Dashboard

Product family: Artix-7

Project part: xc7a100tcsq324-1

Top module name: priority\_encoder

Target language: Verilog

Simulator language: Mixed

Synthesis

Status: Out-of-date

Messages: 4 critical warnings, 342 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Synthesis Defaults

Report Strategy: Vivado Synthesis Default Reports

Incremental synthesis: None

Implementation

Status: Out-of-date

Messages: 43 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Implementation Defaults

Report Strategy: Vivado Implementation Default Reports

Incremental implementation: None

DRC Violations

Summary: 1 warning

Implemented DRC Report

Timing

Worst Negative Slack (WNS): NA

Total Negative Slack (TNS): NA

Number of Failing Endpoints: NA

Total Number of Endpoints: NA

Implemented Timing Report

Power

Dynamic: 7.138 W (98%)

Static: 0.146 W (2%)

Signals: 0.118 W (2%)

Logic: 0.050 W (1%)

IO: 6.970 W (97%)

PL Static: 0.146 W (100%)

Utilization


Post-Synthesis | Post-Implementation



Graph | Table

Resource	Utilization	Available	Utilization %
LUT	13	63400	0.02
IO	29	210	13.81

Tcl Console | Messages | Log | Reports | Design Runs

### Nust Chip Design Center (NCDC)





iv. Task 4:

Project Summary | Device | barrel\_shifter.v | Nexys-A7-100T-Master.xdc | top.v | Schematic

Overview | Dashboard

Project location: F:\muddassir\_ali\_siddiqui\ncdc\dd\labs\lab1\codes\task4

Product family: Artix-7

Project part: xc7a100tcsq324-1

Top module name: top

Target language: Verilog

Simulator language: Mixed

Synthesis

Status: Complete

Messages: 1 warning

Part: xc7a100tcsq324-1

Strategy: Vivado Synthesis Defaults

Report Strategy: Vivado Synthesis Default Reports

Incremental synthesis: None

Implementation

Status: Complete

Messages: 4 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Implementation Defaults

Report Strategy: Vivado Implementation Default Reports

Incremental implementation: None

DRC Violations

Summary: 1 warning

Implemented DRC Report

Timing

Worst Negative Slack (WNS): NA

Total Negative Slack (TNS): NA

Number of Failing Endpoints: NA

Total Number of Endpoints: NA

Implemented Timing Report

Power

Total On-Chip Power: 11.032 W

Junction Temperature: 75.3 °C

Thermal Margin: 9.7 °C (2.1 W)

Effective 3JA: 4.6 °C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Implemented Power Report

Utilization

Post-Synthesis | Post-Implementation

Graph | Table

LUT: 1% 7%

IO: 7%

Utilization (%)

Tcl Console | Messages | Log | Reports | Design Runs | Power | DRC | Timing

Project Summary | Device | barrel\_shifter.v | Nexys-A7-100T-Master.xdc | top.v | Schematic

Overview | Dashboard

Project location: F:\muddassir\_ali\_siddiqui\ncdc\dd\labs\lab1\codes\task4

Product family: Artix-7

Project part: xc7a100tcsq324-1

Top module name: top

Target language: Verilog

Simulator language: Mixed

Synthesis

Status: Complete

Messages: 1 warning

Part: xc7a100tcsq324-1

Strategy: Vivado Synthesis Defaults

Report Strategy: Vivado Synthesis Default Reports

Incremental synthesis: None

Implementation

Status: Complete

Messages: 4 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Implementation Defaults

Report Strategy: Vivado Implementation Default Reports

Incremental implementation: None

DRC Violations

Summary: 1 warning

Implemented DRC Report

Timing

Worst Negative Slack (WNS): NA

Total Negative Slack (TNS): NA

Number of Failing Endpoints: NA

Total Number of Endpoints: NA

Implemented Timing Report

Power

Dynamic: 10.819 W (98%)

Static: 0.213 W (2%)

Signals: 0.124 W (1%)

Logic: 0.021 W (<1%)

IO: 10.674 W (98%)

PL Static: 0.213 W (100%)


Utilization

Post-Synthesis | Post-Implementation

Graph | Table

Resource	Utilization	Available	Utilization %
LUT	5	63400	0.01
IO	15	210	7.14

Tcl Console | Messages | Log | Reports | Design Runs | Power | DRC | Timing



## v. Task 5:

PROJECT MANAGER - task5

Sources

Properties

Project Summary

task5

carry\_look\_adder.tb

carry\_look\_adder.tb

Nexys-A7-100T-Master.xdc

Overview | Dashboard

Settings

Edit

Project name: task5

Project location: F:\muddassir\_ali\_siddiqui\ncdc\ddlabs\lab1\codes\task5

Product family: Artix-7

Project part: xc7a100tcsq324-1

Top module name: carry\_look\_adder

Target language: Verilog

Simulator language: Mixed

Synthesis

Status: Complete

Messages: 1 warning

Part: xc7a100tcsq324-1

Strategy: Vivado Synthesis Defaults

Report Strategy: Vivado Synthesis Default Reports

Incremental synthesis: None

DRC Violations

Summary: 1 warning

Implemented DRC Report

Utilization

Post-Synthesis | Post-Implementation

Graph | Table

LUT: 1% 6%

IO: 0%

Utilization (%)

Implementation

Status: Complete

Messages: 4 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Implementation Defaults

Report Strategy: Vivado Implementation Default Reports

Incremental implementation: None

Timing

Setup | Hold | Pulse Width

Worst Negative Slack (WNS): NA

Total Negative Slack (TNS): NA

Number of Failing Endpoints: NA

Total Number of Endpoints: NA

Implemented Timing Report

Power

Summary | On-Chip

Total On-Chip Power: 8.062 W

Junction Temperature: 61.8 °C

Thermal Margin: 23.2 °C (5.0 W)

Effective  $\theta_{JA}$ : 4.6 °C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Implemented Power Report

Bitstream Generation Completed

Bitstream Generation successfully completed.

Next

View Reports

Open Hardware Manager

Generate Memory Configuration File

Don't show this dialog again

Generate Configuration Memory File

OK

Cancel

Tcl Console

Messages

Log

Reports

Design Runs

PROJECT MANAGER - task5

Sources

Properties

Project Summary

task5

carry\_look\_adder.tb

carry\_look\_adder.tb

Nexys-A7-100T-Master.xdc

Overview | Dashboard

Project location: F:\muddassir\_ali\_siddiqui\ncdc\ddlabs\lab1\codes\task5

Product family: Artix-7

Project part: xc7a100tcsq324-1

Top module name: carry\_look\_adder

Target language: Verilog

Simulator language: Mixed

Synthesis

Status: Complete

Messages: 1 warning

Part: xc7a100tcsq324-1

Strategy: Vivado Synthesis Defaults

Report Strategy: Vivado Synthesis Default Reports

Incremental synthesis: None

DRC Violations

Summary: 1 warning

Implemented DRC Report

Utilization

Post-Synthesis | Post-Implementation

Graph | Table

Resource	Utilization	Available	Utilization %
LUT	4	63400	0.01
IO	13	210	6.19

Implementation

Status: Complete

Messages: 4 warnings

Part: xc7a100tcsq324-1

Strategy: Vivado Implementation Defaults

Report Strategy: Vivado Implementation Default Reports

Incremental implementation: None

Timing

Setup | Hold | Pulse Width

Worst Negative Slack (WNS): NA

Total Negative Slack (TNS): NA

Number of Failing Endpoints: NA

Total Number of Endpoints: NA

Implemented Timing Report

Power

Summary | On-Chip

Dynamic: 7.905 W (98%)

Static: 0.157 W (2%)

Signals: 0.142 W (2%)

Logic: 0.024 W (1%)

IO: 7.739 W (97%)

PL Static: 0.157 W (100%)


Tcl Console

Messages

Log

Reports



Design Runs






## 2. FPGA Outputs:


### Task 1:



### Task 2:



### Task 3:



### Task 4:



### 3. Critical Analysis: (Write you critical analysis / conclusion here)

In this lab we design in task 1 mux with 3 different approaches by gate level, case statement and behavioral. In task 2 we convert BCD to seven segment and show output on the FPGA's 7-segment display. In task 3 we perform priority encoder by analyzing the truth table. In task 4 we do barrel shifter left and right by giving the direction to shift. In task 5 carry lookahead adder is performed by me.