



NUST CHIP DESIGN CENTRE

RISC-V Architecture


Lab Manual # 22 **Handling Data Hazards**


<u>Name</u>	<i><u>Muddassir Ali Siddiqui</u></i>
<u>Instructor</u>	<i><u>Sir Imran & Sir Umer</u></i>
<u>Date</u>	<i><u>3rd Sep 2025</u></i>

. Schematics:


a. IF-ID Stage:

100







c. EX-MEM Stage:




d. MEM-WB Stage:





e. Forwarding Unit:






f. Hazard Detection Unit:





g. TOP-5-Stage-Pipeline with handling data Hazards:



ii. Simulation:

Venus Code:

```
addi x1, x0, 0x10
add x2, x1, x1
add x3, x1, x2
add x4, x1, x3
add x5, x1, x4
add x6, x1, x5
```

```
addi x1, x0, 0x100
sw x1, 0(x1)
lw x2, 0(x1)
addi x3, x2, 0x100 # x3 = 100
add x7, x3, x3 # x7 = 7
```

Screenshots:

ra (x1)	0x00000010	▼ register_file[0:31][31:0]	00000000,0000
sp (x2)	0x00000020	> [0][31:0]	00000000
gp (x3)	0x00000030	> [1][31:0]	00000010
tp (x4)	0x00000040	> [2][31:0]	00000020
t0 (x5)	0x00000050	> [3][31:0]	00000030
t1 (x6)	0x00000060	> [4][31:0]	00000040
		> [5][31:0]	00000050
		> [6][31:0]	00000060
		> [7][31:0]	00000000

zero	0x00000000	> data_mem[0:1023][31:0]	00000000,0000
ra (x1)	0x000000100	> [64][31:0]	00000100
sp (x2)	0x000000100	> [128][31:0]	00000000
gp (x3)	0x000000200	▼ register_file[0:31][31:0]	00000000,0000
tp (x4)	0x00000000	> [0][31:0]	00000000
t0 (x5)	0x00000000	> [1][31:0]	00000100
t1 (x6)	0x00000000	> [2][31:0]	00000100
t2 (x7)	0x000000400	> [3][31:0]	00000200
		> [4][31:0]	00000000
		> [5][31:0]	00000000
		> [6][31:0]	00000000
		> [7][31:0]	00000400
		> [8][31:0]	00000000

These are results comparison. You will observe that the results are incredibly true.

2. Critical Analysis: (Write you critical analysis / conclusion here)

In this lab, I implemented and analyzed **data hazard handling** in a 5-stage pipelined RISC-V processor. I explored how forwarding paths resolve most **ALU-ALU dependencies** by directly supplying results from later pipeline stages back to the EX-stage, thus avoiding unnecessary stalls. I also identified the special case of **load-use hazards**, where the loaded value is not available until the MEM stage, requiring a one-cycle stall before the dependent instruction can execute correctly. Through practical implementation, I confirmed that forwarding improves pipeline efficiency by minimizing stalls, while hazard detection logic ensures correctness when stalls are unavoidable. This experiment reinforced the importance of balancing performance and correctness in pipelined processor design.