
SPI Slave with single port RAM




Prepared by Ali Abdel El Aleem Ali

Abstract:

The Serial Peripheral Interface (SPI) is a high-speed, full-duplex, synchronous communication protocol widely used for data exchange between microcontrollers and peripheral devices. This project presents the design and implementation of an SPI communication system consisting of both Master and Slave modules. The SPI Master is responsible for generating the clock signal (SCLK) and controlling the data transfer sequence, while the SPI Slave responds to the Master's commands and exchanges data through the MOSI (Master Out Slave In) and MISO (Master In Slave Out) lines. The proposed design supports the standard SPI modes of operation, ensuring flexibility for various applications. Hardware Description Language (HDL) is used to model and verify the system functionality.

Overview:



Serial Peripheral Interface (SPI) is a widely used synchronous communication Protocol that enables a master device to exchange data with one or more slave devices.

It operates over four main lines:

SCLK (clock), MOSI (master output salve input), MISO (master input salve output), and SS_n (slave select).


The master initiates communication and sends Serial data to either write to or read from peripherals such as memory modules.

SPI slave interface:

the SPI slave receives data from the master and, based on the received commands, generates control signals to the RAM to perform either a read or write operation through the signals rx_data, rx_valid, tx_data, tx_valid.

States:

The SPI slave uses five states to marriage communication and




coordinate access to the RAM:

- **IDLE**: the default state, no active communication is taking place while I this state.
- CHK_CMD: entered once SS_n is asserted and communication begins. In this state the incoming MOSI bit is examined to determine the whether the operation is a read or write, and the FSM transitions accordingly.
- WRITE: this state handles the write operation to RAM.
 Although the write process consists of two logical steps _ receiving the write address followed by the writing data_there is no need for dedicated RAM states like WRITE_ADDR and WRITE_DATA. After receiving the address, the FSM returns briefly to IDLE state and the re-turns CHK_CMD to interrupt the next byte, which is the write data. Because the address

and data are sent by the master in quick succession with no delay, the SPI slave can write the data to RAM immediately after receiving both, without needing intermediate RAM specific states.

- **READ_ADDR:** in this state the address of the location to be received from the master, after the address is captured, the FSM transitions to the next state. A delay is required here to allow single-port RAM to output the data at that address.
- **READ_DATA:** the data fetched from RAM is shifted out to the master over MISO in this state.


Single port Async RAM




According to the most significant two bits of the din the RAM decides whether read_addr/read_data or write_addr/write_data. The rx_valid signal tell the RAM to accept the din data for the address while tx_valid tells the SPI to accept the dout data to the MISO.

Design Procedure:


1. SPI slave inputs



2. SPI slave outputs



3. RAM parameters



4. RAM inputs


Design RAM inputs din: 10-bit bus that carry the data that the RAM will use rx_valid: flag used to make sure that fin is ready to be used CLK rst_n

5. RAM outputs

Output RAM ports

- · dout : data sent to the SPI slave
- tx_valid : flag used to tell the SPI slave that dout is ready to be received


6. Din most 2bit



7. Write address

RAM Write Command – Write Address


- 1. Master will start the write command by sending the write address value, rx_data[9:8] = din[9:8] = 2'b00
- 2. SS_n = 0 to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '0' which is a control bit to let the slave determine which operation will take place "write in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "00" on two clock cycles and then the wr_address will be sent on 8 more clock cycles
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx_data[9:0] bus
- 5. rx_valid will be HIGH to inform the RAM that it should expect data on din bus
- 6. din takes the value of rx_data
- RAM checks on din[9:8] and find that they hold "00"
- 8. RAM stores din[7:0] in the internal write address bus
- SS_n = 1 to end communication from Master side



8. Write data

RAM Write Command – Write Data


- Master will continue the write command by sending the write data value, $rx_data[9:8] = din[9:8] = 2'b01$
- $SS_{\perp}n = 0$ to tell the SPI Slave that the master will begin communication
- SPI Slave check the first received bit on MOSI port '0' which is a control bit to let the slave determine which operation will take place "write in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "01" on two clock cycles and then the wr_data will be sent on 8 more clock cycles
- Now the data is converted from serial "MOSI" to parallel after writing the rx_data[9:0] bus
- rx_valid will be HIGH to inform the RAM that it should expect data on din bus
- din takes the value of rx_data
- RAM checks on din[9:8] and find that they hold "01"
- RAM stores din[7:0] in the RAM with wr_address previously held
- SS_n = 1 to end communication from Master side



9. Read address

RAM Read Command – Read Address


- Master will start the write command by sending the read address value, rx_data[9:8] = din[9:8] = 2'b10
- SS_n = 0 to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '1' which is a control bit to let the slave determine which operation will take place "read in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "10" on two clock cycles and then the rd_address will be sent on 8 more clock cycles
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx_data[9:0] bus
- 5. rx_valid will be HIGH to inform the RAM that it should expect data on din bus
- 6. din takes the value of rx_data
- 7. RAM checks on din[9:8] and find that they hold "10"
- 8. RAM stores din[7:0] in the internal read address bus
- 9. SS_n = 1 to end communication from Master side



10. Read data

RAM Read Command – Read Data

- Master will start the write command by sending the read address value, rx_data[9:8] = din[9:8] = 2'b11
- 2. $SS_n = 0$ to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '1' which is a control bit to let the slave determine which operation will take place "read in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "11" on two clock cycles and then dummy data will be sent and ignored since the master is waiting for the data to be sent from slave side
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx_data[9:0] bus
- 5. din takes the value of rx_data
- RAM reads din[9:8] and find that they hold "11"
- 7. RAM will read from the memory with rd_address previously held
- 8. RAM will assert tx_valid to inform slave that data out is ready
- Slave reads tx_data and convert it into serial out data on MISO port
- SS_n = 1, Master ends communication after receiving data8 clock cycles



RTL for RAM:

```
module Spi_RAM
( din , rx_valid, dout, tx_valid, clk, reset);
parameter MEM_depth = 256;
parameter ADDR_size = 8;
input [9:0] din; // carry the data that will be used by RAM
input rx_valid; // flag used to make sure that din is ready to be used
 input reset;
output reg [7:0] dout; // data sent to SPI salve
output reg tx_valid; // Flag for indicate to slave that data stores to ram
//decalring memory
reg [ADDR_size-1:0] addr; // internal address for RAM
reg [7:0] MEM [0:MEM_depth-1]; // memory declaration
                            dout <= 0;
tx_valid <= 0;</pre>
                                  begin
                                          case(din[9:8])
                                                begin
2'b00: //write address
                                                        begin
                                                       begin
                                                           MEM[addr] <= din[7:0];
                                                           tx_valid <= 00
                                                   2'b10: // read address
begin
                                                             tx_valid <= 0;</pre>
                                                   2'b11:
                                                       begin
                                                              dout <= MEM[addr];</pre>
                                                               tx_valid <= 1;</pre>
                                  end
end
endmodule
```

RTL for SPI slave

```
///declaring output
output reg rx_valid;
output reg [9:0] rx_data;
output reg MISO;
  reg [2:0] state,NEXT_state; // Logic for FSM
reg ADD_or_Data;
reg [4:0] counter;
reg updown;
  always@(posedge clk)
begin
if(~reset)
begin
state <= IDLE;
NEXT_state <= IDLE;
end
else
begin</pre>
always@(*)
begin
case(state)
IOLE:
begin
if(SS_n ==1)
    NEXT_state <= IDLE;
ilse
    XT_state <= CHK_C</pre>
                                                   else
NEXT_state <= CHK_CMD;
                                   end
CHK_CMD:
begin
    if(SS_n == 0)
        NEXT_state <= IDLE;
    else if(SS_n == 0 && MOSI == 0)
        NEXT_state <= WRITE;
    else if(SS_n == 0 && MOSI == 1 && ADD_or_Data == 0 )
        NEXT_state <= READ_ADD;
    else if(SS_n == 0 && MOSI == 1 && ADD_or_Data == 1 )
        NEXT_state <= READ_DATA;
end
wRITE:
begin
    if(SS_n == 1)
        NEXT_state <= IDLE;
    else
        NEXT_state <= WRITE;
end
end
n       NEXT_state <= WRITE;
end</pre>
                                          ifAU_D
begin
if(SS_n == 1)
    NEXT_state <= IDLE;
else
    NEXT_state <= READ_DATA;</pre>
                                          begin
if(SS_n == 1)
   NEXT_state <= IDLE;
else
   NEXT_state <= READ_ADD;</pre>
```

```
always@(posedge clk)
 begin
  if(~reset) begin
    rx_valid <= 0;
    enter <= 0;</pre>
         updown <= 0;
         rx_data <= 0;
         ADD_or_Data <= 0;
         MISO <= 0;
         if(~updown) begin
         else begin
         counter <= counter+1;
case(state)</pre>
             MISO <= 0;

if(counter == 9) begin

counter <= 0;

rx_valid <=1;
             end
             rx_data <= {rx_data[8:0],MOSI};
         READ_ADD:begin
             updown <= 0;
             MISO <= 0;
             if(counter == 9) begin
  counter <= 0;</pre>
                  rx_valid <= 0;
              rx_valid <= 0;
              rx_data <= {rx_data[8:0],MOSI};
         READ_DATA:begin
             if(counter == 9 && (~updown)) begin
                  rx_data <= {rx_data[8:0],MOSI};</pre>
              if(counter == 9)begin
                  updown <= 1;
             if(rx_valid && tx_valid)
   MISO <= tx_data[counter];
end</pre>
                    rx_valid <= 0;
                    rx_data <= 0;
                    updown <= 0;
endmodule
```

RTL for Wrapper (slave with RAM):

```
# SPLSLAVE_RAM.V

1     module SPI_final( MOSI, MISO, SS_n, clk, reset);

2     input MOSI,SS_n,clk,reset_n;

3     output MISO;

4     wire [9:0] rx_data;

5     wire rx_valid,tx_valid;

6     wire [7:0] tx_data;

7

8

9     //inistanitiation

10

11     spi_slave spi(MOSI, MISO, SS_n, clk, reset, rx_data, rx_valid, tx_data, tx_valid);

12     Spi_RAM RAM(rx_data, rx_valid, tx_data, tx_valid, clk, reset);

13

14     endmodule
```

Testbench:

```
module SPI_wrapper_tb();
reg MOSI,SS_n,SCK,reset;
wire MISO;
SPI_final DUT( MOSI, MISO, SS_n, SCK,reset);
    initial begin
clk = 0;
forever
                                                                begin
#10 clk = ~clk;
end
initial begin
reset=0;
repeat(2)
@(negedge SCK);
reset=1;
SS_n=1;
repeat(2)
@(negedge SCK);
SS_n=0;
MOSI=0;
                                                                          SS_n=0;

MOSI=0;

repeat(2)

@(negedge SCK);

MOSI=0;

@(negedge SCK);

MOSI=0;

@(negedge SCK);
                     MOSI=1;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

SS_n=1;

repeat(2)

@(negedge SCK);

MOSI=0;

@(negedge SCK);

MOSI=0;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=0;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=1;

@(negedge SCK);

MOSI=0;


@(negedge SCK);


MOSI=1;


@(negedge SCK);
```

```
MOSI=1;
       @(negedge SCK);
       MOSI=1;
       @(negedge SCK);
       MOSI=1;
       MOSI=1;
       @(negedge SCK);
       MOSI=1;
       @(negedge SCK);
       SS_n=1;
       SS_n=0;
       MOSI=1;
       @(negedge SCK);
       MOSI=1;
       @(negedge SCK);
       MOSI=1;
       @(negedge SCK);
       MOSI=0;
       @(negedge SCK);
       MOSI=0;
       @(negedge SCK);
       MOSI=1;
        @(negedge SCK);
       MOSI=1;
        @(negedge SCK);
       MOSI=0;
        @(negedge SCK);
       MOSI=1;
        @(negedge SCK);
       MOSI=1;
        @(negedge SCK);
        SS_n=1;
        repeat(3)
       @(negedge SCK);
    $stop;
    end
endmodule
```


Waveform:









RTL Schematic for RAM:




RTL Schematic for SPI slave:




RTL Schematic for slave with RAM:



Synthesis schematic:




Implementation:



Grey encoding for our FSM:

Timing Report



Utilization Report

