

# Department of Electrical and Computer Engineering

Hardware Design Laboratory ENCS5131

# Project 2

Prepared by:

- Ali Al-Saed 1210198
- Osama Hamdan 1212107

## Section No. 2

Instructor: Dr.Abdellatif Abu-Issa

TA: Rania Shahwan

Date January 10, 2025

### **Errors and Fixes**

#### 1. Incorrect counter initialization

- Location: mem\_port module, IDLE\_STATE
- Original Code: counter <= response\_time 2;
- Fixed Code: counter <= response\_time 1;
- **Description**: The counter should be initialized to response\_time 1 to align with the logic in the rest of the module.

#### 2. Wrong drive of write enable for port 1

- Location: dual\_port\_memory module, always block
- Original Code: if(wr\_en0 wr\_ack\_0 wr\_ack0) wr\_en\_1 <= 1;
- Fixed Code: if (wr\_en1 !wr\_ack\_1) wr\_en\_1 <= 1; else if (wr\_ack\_1) wr\_en\_1 <= 0;
- **Description**: The write enable (wr\_en\_1) should be driven based on the wr\_en1 signal, not wr\_en0.

#### 3. Wrong drive of read enable for port 1

- Location: dual\_port\_memory module, always block
- Original Code: if(rd\_en0 rd\_ack\_0 rd\_ack0) rd\_en\_0 <= 1; else if(rd\_ack\_0) rd\_en\_1 <= 0;
- Fixed Code: if (rd\_en1 !rd\_ack\_1) rd\_en\_1 <= 1; else if (rd\_ack\_1) rd\_en\_1 <= 0;
- Description: The read enable (rd\_en\_1) should be driven based on the rd\_en1 signal, not rd\_en0.

#### 4. Incorrect use of write enable for port 0

- Location: dual\_port\_memory module, always block
- Original Code: if(wr\_en0 wr\_ack\_0 wr\_ack0) wr\_en\_1 <= 1;
- Fixed Code: if (wr\_en0 !wr\_ack\_0) wr\_en\_0 <= 1; else if (wr\_ack\_0) wr\_en\_0 <= 0;
- **Description**: The logic for driving wr\_en\_0 should be applied to port 0, not port 1.

#### 5. Incorrect use of read enable for port 0

- Location: dual\_port\_memory module, always block
- Original Code: if(rd\_en0 rd\_ack\_0 rd\_ack\_0) rd\_en\_0 <= 1; else if(rd\_ack\_0) rd\_en\_1 <= 0;</li>
- Fixed Code: if (rd\_en0 !rd\_ack\_0) rd\_en\_0 <= 1; else if (rd\_ack\_0) rd\_en\_0 <= 0;
- **Description**: The logic for driving rd\_en\_0 should apply to port 0, not port 1.

- 6. Incorrect initialization of wr\_ack and rd\_ack
  - Location: dual\_port\_memory module, always block
  - Original Code:

```
- wr_ack0 <= 1;
- wr_ack1 <= 1;
- rd_ack0 <= 1;
- rd_ack1 <= 1;</pre>
```

- Fixed Code:
  - wr\_ack0 <= 0;
     wr\_ack1 <= 0;
     rd\_ack0 <= 0;
     rd\_ack1 <= 0;</pre>
- Description: These should be initialized to 0 for proper operation, not 1.
- 7. Incorrect use of write\_data for both ports
  - Location: dual\_port\_memory module, always block write\_data(1);
  - **Description**: The write\_data task should be called for the correct port (0 for port 0, 1 for port 1).
- 8. Incorrect read logic for data\_out1
  - Location: dual\_port\_memory module, read\_data task
  - Original Code: data\_out1 <= mem[addr0];
  - Fixed Code: data\_out1 <= mem[addr1];
  - **Description**: The correct address should be used for port 1, not port 0.

## 1 Tests Results

You can access the code and simulation on EDA Playground using the following link: https://edaplayground.com/x/k2Ct

```
All of 6 modules done

rm -f__cuarct.so_czrct.so pre_vzoobj_*.so share_vzoobj_*.so s
```

Figure 1: test Writing and reading