




Ali Imangholi

 <https://ali-imangholi.github.io>  imangholiali2000@gmail.com  <https://github.com/Ali-Imangholi>

SUMMARY

I am Ali Imangholi, a research assistant at the University of Tehran, specializing in efficient and reliable embedded systems and the integration of Machine Learning algorithms into digital system design.

EDUCATION

University of Tehran, Tehran, Iran (*ranked 2nd in Iran*) Sep. 2018 - July 2023

B.Sc. in Electrical Engineering (Digital Systems)

- CGPA: 17.11/20 (3.39/4.0)
- GPA (last 71 course credits): 3.66
- Thesis: Hardware Trojan Detection Using Machine Learning Algorithms
- Advisor: Prof. Siamak Mohammadi (Associate Professor)

Nemooneh Dolati Shahid Faraj, Tehran, Iran

Sep. 2014 - June 2016

Diploma in Mathematics and Physics' Discipline

- CGPA: 18.68/20

RESEARCH INTERESTS

- | | |
|--------------------------------------|-------------------------|
| • Embedded Systems | • Hardware Trust |
| • Reconfigurable computing and FPGAs | • IoT Devices |
| • ASIC design | • Hardware accelerators |
| • Computer architecture | • Machine Learning |

HONORS AND AWARDS

- Excellent student at the University of Tehran for six semesters (GPA>17/20)
- FOE award recipient from the University of Tehran (2nd rank by the end of the first two semesters)
- Full Scholarship from the University of Tehran (Tuition Fee)
- Receive excellent grade on Bachelor's final project (20/20 (4/4))

PUBLICATIONS

- **A. Imangholi***, M. Hashemi*, A. Momeni, S. Mohammadi and T.E. Carlson. FAST-GO: Fast, Accurate, and Scalable Hardware Trojan Detection using Graph Convolutional Networks. IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2024 (submitted) (* equal contribution)

ACADEMIC EXPERIENCES

Research Assistant

Dependable Systems Design Lab (DSD Lab), Tehran, Iran

July 2022 - Present

- Supervisor: Prof. Siamak Mohammadi (Associate Professor)
- employing a machine learning-based technique to detect Hardware Trojan at gate-level netlists
- a research paper has been written on the achieved results

Teaching Assistant

- *Electrical Circuits I, **Chief TA*** *Jan 2023 - July 2023*
 - * Instructor: Prof. Shaghayegh Vahdat (Assistant Professor)
- *Core-based Embedded System Design, **Chief TA*** *Jan 2023 - July 2023*
 - * Instructor: Prof. Ahmad Shabani (Ph.D.)
- *Digital Systems Laboratory II, **Lab TA*** *Jan 2023 - July 2023*
 - * Instructor: Prof. Saeed Safari (Associate Professor)
- *Electronic System Level Design, **TA*** *Jan 2022 - July 2022 & Jan 2023 - July 2023*
 - * Instructor: Prof. Bijan Alizadehmalafeh (Associate Professor)
- *FPGA-Based Embedded System Design, **TA/Lab TA*** *Sep. 2022 - Jan. 2023*
 - * Instructor: Prof. Bijan Alizadehmalafeh (Associate Professor)
- *Electrical Measurement, **Chief TA*** *Jan 2022 - July 2022*
 - * Instructor: Prof. Amir Abbas Shaygani Akmal (Associate Professor)

SELECTED COURSES

- | | |
|--|--|
| • Core-based Embedded System Design
<i>Grade: 20/20 (4/4)</i> | • Foundations of Information Technology
<i>Grade: 20/20 (4/4)</i> |
| • Digital Electronics Circuit
<i>Grade: 20/20 (4/4)</i> | • Advanced Programming
<i>Grade: 17.5/20 (4/4)</i> |
| • FPGA-Based Embedded System Design
<i>Grade: 18.1/20 (4/4)</i> | • Discrete Mathematics
<i>Grade: 19.55/20 (4/4)</i> |
| • Digital Systems II
<i>Grade: 17.5/20 (4/4)</i> | • Numerical Computation
<i>Grade: 20/20 (4/4)</i> |
| • Digital Systems Laboratory II
<i>Grade: 19.6/20 (4/4)</i> | • Linear Control Systems
<i>Grade: 20/20 (4/4)</i> |

SOFTWARE

Software Programming Languages: MATLAB, C++, Python

Hardware Programming Languages: Verilog HDL, System Verilog HDL

Simulators: Modelsim, Quartus, Simulink, PSPICE, HSPICE, LTSPICE

Tools: L-Edit, S-Edit

OS: Unix-based OS, Microsoft Windows

Applications: Microsoft Word, PowerPoint, Excel

SELECTED PROJECTS

- ARM Processor: Design and Implementation on Cyclone V FPGA
Programing Language: Verilog
Advisor: Prof. Saeed Safari(Associate Professor)
- UART and SPI Communication Protocols: Design and Implementation on Cyclone V FPGA
Programing Language: Verilog
Advisors: Prof. Bijan Alizadeh(Associate Professor) & Prof. Ahmad Shabani(Ph.D.)
- FIR Filter: Design and Implementation on Cyclone V FPGA
Programing Language: Verilog
Advisor: Prof. Bijan Alizadeh(Associate Professor)
- Gate-Level Simulator: Design
Programing Language: C++
Advisor: Prof. Zainalabedin Navabi(Professor)
- More projects are available on *my personal website*.

MEMBERSHIPS

- volunteer member of the International Red Cross and Red Crescent Movement

LANGUAGE

- Persian: Native
- English: Proficient (IELTS exam will have been taken by Nov. 15, 2023)

REFERENCES

- Will be available upon request