

## RTL WITH VERILOGLAB4

NAME: Ali Irfan

ROLL NO: 22FA-036-CE

### Q2) VGA Controller

Design Codes:

- vga

```
h /home/cl4/cache/vga.sv (/tb_vga/DUT) - Default
Ln#
1  module vga(
2      input clk,
3      output reg hsync,
4      output reg vsync,
5      output reg r,
6      output reg g,
7      output reg b
8  );
9      wire o_hsync;
10     wire o_vsync;
11     wire red, green, blue;
12     reg clk25MHz = 0;
13     reg [1:0] clk_div = 0;
14     always @(posedge clk) begin
15         clk_div <= clk_div + 1;
16         clk25MHz <= clk_div[1];
17     end
18     always @(*) begin
19         r = red;
20         g = green;
21         b = blue;
22         hsync = o_hsync;
23         vsync = o_vsync;
24     end
25     Simple_pattern top(
26         .clk25MHz(clk25MHz),
27         .o_hsync(o_hsync),
28         .o_vsync(o_vsync),
29         .o_red(red),
30         .o_green(green),
31         .o_blue(blue)
32     );
33     endmodule
34
```

## • Simple\_pattern

```
h /home/cl4/cache/simple_pattern.v (/tb_vga/DUT/top) - Default
Ln#
1  module Simple_pattern(
2      input wire clk25MHz,
3      output o_hsync,
4      output o_vsync,
5      output o_red,
6      output o_blue,
7      output o_green
8  );
9      reg [9:0] counter_x = 0;
10     reg [9:0] counter_y = 0;
11     wire [11:0] sram_addr;
12     wire [2:0] pixel_color;
13     reg [2:0] write_data;
14     reg [11:0] init_addr = 0;
15     reg init_write = 1;
16     always @(posedge clk25MHz) begin
17         if (init_write) begin
18             if (init_addr < 4095)
19                 init_addr <= init_addr + 1;
20             else
21                 init_write <= 0;
22         end
23     end
24     always @(*) begin
25         if (init_addr < 819)
26             write_data = 3'b100;
27         else if (init_addr < 1638)
28             write_data = 3'b001;
29         else if (init_addr < 2457)
30             write_data = 3'b101;
31         else if (init_addr < 3276)
32             write_data = 3'b010;
33         else
34             write_data = 3'b110;
35     end
36     always @(posedge clk25MHz) begin
```

```

37   if (counter_x < 799)
38     counter_x <= counter_x + 1;
39   else
40     counter_x <= 0;
41   end
42   always @(posedge clk25MHz) begin
43     if (counter_x == 799) begin
44       if (counter_y < 525)
45         counter_y <= counter_y + 1;
46       else
47         counter_y <= 0;
48     end
49   end
50   assign o_hsync = (counter_x < 10'd96) ? 1 : 0;
51   assign o_vsync = (counter_y < 10'd2) ? 1 : 0;
52   wire active_area = (counter_x > 144 && counter_x <= 783 && counter_y > 35 && counter_y <= 514);
53   wire [5:0] grid_x = (counter_x - 145) >> 3;
54   wire [5:0] grid_y = (counter_y - 36) >> 3;
55   assign sram_addr = init_write ? init_addr : {grid_y, grid_x};
56   sram_vga FRAME_BUFFER (
57     .clk(clk25MHz),
58     .reset(1'b0),
59     .chip_enable(1'b1),
60     .write_enable(init_write),
61     .read_enable(~init_write),
62     .address(sram_addr),
63     .data_in(write_data),
64     .data_out(pixel_color)
65   );
66   assign o_red = active_area ? pixel_color[2] : 1'b0;
67   assign o_green = active_area ? pixel_color[1] : 1'b0;
68   assign o_blue = active_area ? pixel_color[0] : 1'b0;
69   endmodule

```

## • clk\_wiz\_0

```
h /home/cl4/cache/clk_wiz_0_clk_wiz.v - Default ;
Ln#
66 `timescale 1ps/1ps
67
68 module clk_wiz_0_clk_wiz
69 (
70     // Clock outputs
71     output        clk_out1,
72     // Clock inputs
73     input         clk_in1
74 );
75
76 //-----
77 // Input buffering
78 //-----
79 wire clk_in1_clk_wiz_0;
80
81 IBUF clkin1_ibufg
82 (
83     .O(clk_in1_clk_wiz_0),
84     .I(clk_in1)
85 );
86
87 //-----
88 // Clocking PRIMITIVE - PLLE2_ADV
89 //-----
90 // Configuration:
91 //   Input:  100 MHz
92 //   VCO:    1000 MHz (100 MHz * 10)
93 //   Output: 25 MHz  (1000 MHz / 40)
94 //-----
95
96 // Internal signals
97 wire        clk_out1_clk_wiz_0;
98 wire        locked_int;
99 wire        clkfbout_clk_wiz_0;
100 wire        clkfbout_buf_clk_wiz_0;
101
```

## • PLL\_8MHz

```

/home/c4/cache/PLL_25MHz.v - Default
Ln#
52 //-----
53 // None
54 //
55 //-----
56 // Output      Output      Phase      Duty Cycle      Pk-to-Pk      Phase
57 // Clock       Freq (MHz)  (degrees)  (%)             Jitter (ps)   Error (p
58 //-----
59 // clk_out1    8.000      0.000      50.0            218.754      98.575
60 //
61 //-----
62 // Input Clock  Freq (MHz)  Input Jitter (UI)
63 //-----
64 // __primary__ 100.000      0.010
65
66 `timescale 1ps/1ps
67
68 (* CORE_GENERATION_INFO = "clk_wiz_0,clk_wiz_v6_0_1_0_0,{component_na
69
70 module PLL_8MHz
71 (
72     // Clock out ports
73     output      clk_out1,
74     // Clock in ports
75     input       clk_in1
76 );
77
78     clk_wiz_0_clk_wiz inst
79 (
80     // Clock out ports
81     .clk_out1(clk_out1),
82     // Clock in ports
83     .clk_in1(clk_in1)
84 );
85
86 endmodule
87

```



## FPGA Commands:

```
cl4@CL4-29: ~/f4pga-examples/xc7
cl4@CL4-29:~$ cd ~/f4pga-examples
cl4@CL4-29:~/f4pga-examples$ export F4PGA_INSTALL_DIR=~/.opt/f4pga
cl4@CL4-29:~/f4pga-examples$ export FPGA_FAM="xc7"
cl4@CL4-29:~/f4pga-examples$ source "$F4PGA_INSTALL_DIR/$FPGA_FAM/conda/etc/profile.d/conda.sh"
cl4@CL4-29:~/f4pga-examples$ conda activate xc7
(xc7) cl4@CL4-29:~/f4pga-examples$ export F4PGA_INSTALL_DIR=~/.opt/f4pga
(xc7) cl4@CL4-29:~/f4pga-examples$ export FPGA_FAM="xc7"
(xc7) cl4@CL4-29:~/f4pga-examples$ cd xc7
(xc7) cl4@CL4-29:~/f4pga-examples/xc7$ make -C vga clean
make: Entering directory '/home/cl4/f4pga-examples/xc7/vga'
/home/cl4/f4pga-examples/xc7/vga/../../common/common.mk:39: *** Unsupported board type. Stop.
make: Leaving directory '/home/cl4/f4pga-examples/xc7/vga'
(xc7) cl4@CL4-29:~/f4pga-examples/xc7$ TARGET="arty_100" make -C vga
make: Entering directory '/home/cl4/f4pga-examples/xc7/vga'
mkdir -p /home/cl4/f4pga-examples/xc7/vga/build/arty_100
cd /home/cl4/f4pga-examples/xc7/vga/build/arty_100 && symbiflow_synth -t vga -v /home/cl4/f4pga-examples
4/f4pga-examples/xc7/vga/PLL_25MHz.v /home/cl4/f4pga-examples/xc7/vga/Simple_pattern.v -d artix7 -p xc7a1
[F4PGA] Running (deprecated) synth
-t
vga
-v
/home/cl4/f4pga-examples/xc7/vga/clk_wiz_0_clk_wiz.v
/home/cl4/f4pga-examples/xc7/vga/vga.v
/home/cl4/f4pga-examples/xc7/vga/PLL_25MHz.v
/home/cl4/f4pga-examples/xc7/vga/Simple_pattern.v
-d
artix7
-p
xc7a100tcs324-1
-x
/home/cl4/f4pga-examples/xc7/vga/arty.xdc
```