

SPI INTERFACE WITH RAM

Digital
ELECTRONICS

Detailed report


**SURF THE PROJECT
FILES:**

GitHub link: https://github.com/Ali-Mohamed-cairo/Digital_E_SPI_RAM.git



XILINX®
ARTIX™-7

Target block diagram



Contents:

RTL Code.....	3
A)RAM.....	3-4
B)GPR.....	5
C)Counter.....	6
D)SPI Slave.....	7-11
E)SPI Wrapper.....	12
Testbenches.....	13
A)RAM testbench.....	13
B)SPI Wrapper testbench.....	14-16
QuestaSim simulation results.....	17
A)Write address command.....	17
B)Write data command.....	18
C)Read address command.....	19
D)Write data command.....	20
Do file	21
Elaboration using vivado.....	22
A)Schematic.....	22
B)Message box.....	23
Synthesis using vivado.....	24
A)Using Gray code.....	24-27
B)Using One Hot code.....	28-31

C)Using Sequential code.....	32-35
Implementation using vivado.....	36
A)Using Gray code.....	36-38
B)Using One Hot code.....	39-41
C)Using Sequential code.....	42-44
Constraints file.....	45

RTL Code

A)RAM:

≡ RAM.v

```
1  module RAM(din, rx_valid, clk, rst_n, tx_valid, dout);
2  //Define the module parameters
3  parameter ADDR_SIZE = 8,
4  |   |   |   MEM_DEPTH = 2**ADDR_SIZE;
5  //Specify the inputs of module
6  input [ADDR_SIZE+1 : 0] din;
7  input rx_valid, clk, rst_n;
8  //Specify the outputs of module
9  output reg tx_valid;
10 output reg [ADDR_SIZE-1 : 0] dout;
11
12 //The memory unit declaration
13 reg [ADDR_SIZE-1 : 0] mem[MEM_DEPTH-1 : 0], Address_Saver;
14
15 //Block function
16
17 always @ (posedge clk) begin
18     if(~rst_n) begin //Synchronous active low reset
19         dout      <= 0;
20         tx_valid <= 0;
21         Address_Saver <= 0;
22     end
```

A) RAM(Cont.):

4

```
23     else
24         case(din[ADDR_SIZE+1])
25             1'b0://Write commands
26             begin
27                 if(rx_valid) begin
28                     dout      <= 0;
29                     tx_valid <= 0;
30                     case(din[ADDR_SIZE])
31                         //Write address command
32                         1'b0: Address_Saver      <= din[ADDR_SIZE-1 : 0];
33                         //Write data command
34                         1'b1: mem[Address_Saver] <= din[ADDR_SIZE-1 : 0];
35                     endcase
36                 end
37             end
38             1'b1://Read commands
39             begin
40                 case(din[ADDR_SIZE])
41                     //Read address command
42                     1'b0:
43                     begin
44                         dout      <= 0;
45                         tx_valid <= 0;
46                         Address_Saver <= din[ADDR_SIZE-1 : 0];
47                     end
48                     //Read data command
49                     1'b1:
50                     begin
51                         dout      <= mem[Address_Saver];
52                         tx_valid <= 1;
53                     end
54                 endcase
55             end
56         endcase
57     end
58 endmodule
```

B) GPR(General purpose register):⁵

```
≡ GPR.v
1  module GPR(Parallel_In_SR, Serial_In_SR, Load, clk_SR, rst_n_SR, Parallel_Out_SR);
2  parameter WIDTH_SR = 8;
3
4  //Specify the module inputs
5  input  [WIDTH_SR-3 : 0] Parallel_In_SR;
6  input  Serial_In_SR, Load, clk_SR, rst_n_SR;
7
8  //Specify the module outputs
9  output reg [WIDTH_SR-1 : 0] Parallel_Out_SR;
10
11 //Module functionality
12 always @(posedge clk_SR) begin
13     if(~rst_n_SR)
14         Parallel_Out_SR <= 0;
15     else
16         if(Load)
17             Parallel_Out_SR <= {Parallel_In_SR, 2'b00};
18         else
19             Parallel_Out_SR <=(Parallel_Out_SR << 1) | Serial_In_SR;
20
21 end
22 endmodule
```

C) Counter:

```
≡ Counter.v
 1  module Counter(start, clk_c, rstn_c, count_c);
 2  //parameter
 3  parameter WIDTH = 4;
 4
 5  //Input signal declaration
 6  input clk_c, rstn_c, start;
 7
 8  //Output signal declaration
 9  output reg [WIDTH-1 : 0] count_c;
10
11 //Module functionality |
12 always @(posedge clk_c) begin
13     if(~rstn_c)
14         count_c <= 0;
15     else
16         if(start)
17             count_c <= count_c + 1;
18 end
19
20 endmodule
```

D)SPI Slave:

```

≡ SPI_Slave.v
1 //Some definitions can be used when instantiating the module(Depend on the user)
2 `define READ_ADD_CASE      0
3 `define READ_DATA_CASE    1
4 `define ACTIVE_LOW        0
5 `define ACTIVE_HIGH       1
6 `define CLEAR             0
7 `define SET               1
8 module SPI_Slave(MOSI, MISO, ss_n, rx_data, rx_valid, tx_data, tx_valid, clk, rst_n);
9 //Parameters declaration
10 parameter ADDR_SIZE = 8;
11 localparam COUNTER_WIDTH = 5,
12     | IDLE      = 0, //We have five main states in which the module will be operating in one of them:
13     | CHK_CMD   = 1, //1- IDLE state -> Accessed when reset and at the end of any command.
14     | WRITE      = 2, //2- CHK_CMD state -> Accessed when break the IDLE state.
15     | READ_ADD   = 3, //3- WRITE          -> It's the state in which the module is when execute any write command (address or data).
16     | READ_DATA  = 4; //4- READ_ADD        -> It's the state when there is an address is sent to RAM to be used when read data.
17     |           //5- READ_DATA        -> It's the state when you want to read data from the RAM block.
18 //Declare module inputs
19 input MOSI, ss_n, tx_valid, clk, rst_n;
20 input [ADDR_SIZE-1 : 0] tx_data;
21
22 //Declare module outputs
23 output reg MISO; //Serial output terminal.
24 output reg rx_valid;
25 output reg [ADDR_SIZE+1 : 0] rx_data;
26
27 wire [COUNTER_WIDTH-1 : 0] counter_out;
28 wire [ADDR_SIZE+1 : 0] GPR_Out;
29 reg Counter_RST, Load_GPR, Read_case;
30
31 //An attribute to choose the required binary coding which will be used during synthesising.
32 (* fsm_encoding = "gray" *)
33 //Choose gray, one_hot or sequential
34 reg [2:0] cs, ns; // cs: Current State , ns : Next State
35
36 //Counter instantiation
37 Counter #( .WIDTH(5)) SPI_Counter(.start(~ss_n), .clk_c(clk), .rstn_c(Counter_RST), .count_c(counter_out));
38

```

D) SPI Slave(Cont.):

```

38 //GPR instantiation
39 GPR #( .WIDTH_SR(ADDR_SIZE+2) ) GPReg(
40     .Parallel_In_SR(tx_data), .Serial_In_SR(MOSI), .Load(Load_GPR), .clk_SR(clk),
41     .rst_n_SR(rst_n), .Parallel_Out_SR(GPR_Out)
42 );
43
44
45 /*This module will be treated as FSM(Finite State Machine), so that it has three main blocks:
46 *1- Next state block
47 *2- Memory stage logic
48 *3- Output logic
49 */
50 //Memory stage logic + Output logic
51 always @(posedge clk) begin
52     //Synchronous active low reset signal to be used when need and when power on.
53     if(~rst_n) begin
54         cs <= IDLE;
55         rx_data  <= `CLEAR;
56         rx_valid <= `CLEAR;
57         Read_case <= `READ_ADD_CASE;
58         MISO <= `CLEAR;
59         Load_GPR <= `CLEAR;
60     end
61     else begin
62         cs <= ns;
63         //Handling output at the IDLE state.
64         if(cs == IDLE) begin
65             rx_data  <= 0;
66             rx_valid <= 0;
67         end
68         //Handling the output at the WRITE or READ_ADD state.
69         if(cs == WRITE || cs == READ_ADD) begin
70             if(counter_out == ADDR_SIZE+3) begin//Preparation of data to be sent to the RAM is ended.
71                 rx_data  <= GPR_Out;
72                 rx_valid <= 1;
73                 if(cs == READ_ADD) //Switching to the need read state(READ_DATA).
74                     Read_case <= ~Read_case;
75             end
76         end
77     end
78 
```

D)SPI Slave(Cont.):

```
77      //Handling the output at the READ_DATA state.
78      else if(cs == READ_DATA) begin
79          //Data is still not ready to be read
80          if(~tx_valid) begin
81              if(counter_out == ADDR_SIZE+3) begin //Preparation of the command to be sent to the RAM is ended.
82                  rx_data  <= GPR_Out;
83                  rx_valid <= 1;
84              end
85          end
86          //Data is ready to be read
87          else if(tx_valid) begin
88              if(counter_out == ADDR_SIZE+5)//Load data to the GPR
89                  Load_GPR <= `SET;
90              else if(counter_out == 15)//Turn off the LOAD signal after data is being loaded
91                  Load_GPR <= `CLEAR;
92              else begin           //Send data via the MISO terminal
93                  MISO <= GPR_Out[ADDR_SIZE+1];
94                  if(counter_out == ADDR_SIZE+19) begin
95                      Read_case <= ~Read_case; //Switching to the need read state(READ_ADD).
96                  end
97              end
98          end
99      end
100 end
101 end
```

D) SPI Slave(Cont.):

```
102 //Next state logic
103 //Handle the next state at which the FSM must transfer to depending on the current inputs and the current state.
104 always @(*) begin
105     case(cs)
106         IDLE:
107             begin
108                 Counter_rst = 0;
109                 if(~SS_n)
110                     ns = CHK_CMD;
111             end
112         CHK_CMD:
113             begin
114                 if(SS_n)
115                     ns = IDLE;
116                 else begin
117                     if(~MOSI)
118                         ns = WRITE;
119                     else begin
120                         if(~Read_case)
121                             ns = READ_ADD;
122                         else
123                             ns = READ_DATA;
124                     end
125                     Counter_rst = 1;
126                 end
127             end
128         end
129         WRITE:
130             if(SS_n) begin
131                 Counter_rst = 0;
132                 ns = IDLE;
133             end
134         READ_ADD:
135             if(SS_n) begin
136                 Counter_rst = 0;
137                 ns = IDLE;
138             end
```

D)SPI Slave(Cont.):

```
139      READ_DATA:  
140          if(ss_n) begin  
141              Counter_RST = 0;  
142              ns = IDLE;  
143          end  
144          default: ns = IDLE;  
145      endcase  
146  end  
147  
148  
149  endmodule
```

E) SPI Wrapper:

```
Ξ SPI_Wrapper.v
1  module SPI_Wrapper(MOSI_W, SS_n_W, clk_W, rst_n_W, MISO_W);
2  //Parameters declaration
3  parameter WIDTH = 8;
4
5  //Inputs declarations
6  input MOSI_W, SS_n_W, clk_W, rst_n_W;
7
8  //Output declaration
9  output MISO_W;
10
11 //Internal signals declarations
12 wire [WIDTH+1 : 0] rx_data_W;
13 wire rx_valid_W, tx_valid_W;
14 wire [WIDTH-1 : 0] tx_data_W;
15
16
17 //Modules instantiations
18 //Instantiate the SPI Slave module
19 SPI_Slave #(ADDR_SIZE(WIDTH)) Slave(
20     .MOSI(MOSI_W), .MISO(MISO_W), .SS_n(SS_n_W), .rx_data(rx_data_W), .rx_valid(rx_valid_W),
21     .tx_data(tx_data_W), .tx_valid(tx_valid_W), .clk(clk_W), .rst_n(rst_n_W)
22 );
23
24 //Instantiate the RAM block
25 RAM #(ADDR_SIZE(WIDTH)) RAM_Unit(
26     .din(rx_data_W), .rx_valid(rx_valid_W), .clk(clk_W), .rst_n(rst_n_W), .tx_valid(tx_valid_W), .dout(tx_data_W)
27 );
28
29 endmodule
```

Testbenches

A) RAM testbench:

```

≡ RAM_tb.v
 1  module RAM_test;
 2  parameter MEM_DEPTH_tb = 15,
 3  |   |   ADDR_SIZE_tb = 8;
 4  //Signals declarations
 5  reg [ADDR_SIZE_tb+1 : 0] din_tb;
 6  reg rx_valid_tb, clk_tb, rst_n_tb;
 7  wire tx_valid_tb;
 8  wire [ADDR_SIZE_tb-1 : 0] dout_tb;
 9
10 //Module instantiation
11 RAM #(MEM_DEPTH(MEM_DEPTH_tb), .ADDR_SIZE(ADDR_SIZE_tb)) R(
12   .din(din_tb), .rx_valid(rx_valid_tb), .clk(clk_tb), .rst_n(rst_n_tb), .tx_valid(tx_valid_tb), .dout(dout_tb)
13 );
14
15 //Generate the module clock signal
16 initial begin
17   clk_tb = 1;
18   forever #1 clk_tb =~clk_tb;
19 end
20
21 initial begin
22   //Test the Synchronous active low reset signal
23   rst_n_tb = 0;
24   din_tb = 14; rx_valid_tb = 1;
25   @(negedge clk_tb);
26   rst_n_tb = 1;
27   @(negedge clk_tb);
28   //Randomized testing
29   repeat(10) begin
30     din_tb = $random; rx_valid_tb = $random;
31     @(negedge clk_tb);
32   end
33   $stop;
34 end
35
36 endmodule

```

B) SPI Wrapper testbench:

```
Ξ SPI_Wrapper_tb.v
1  module SPI_tb;
2  //Signals declaration
3  parameter WIDTH_tb = 8;
4  reg MOSI_W_tb, SS_n_W_tb, clk_W_tb, rst_n_W_tb;
5  wire MISO_W_tb;
6
7  //Module instantiation
8  SPI_Wrapper #( .WIDTH(WIDTH_tb) ) SPI_W_tb(
9    .MOSI_W(MOSI_W_tb), .SS_n_W(SS_n_W_tb), .clk_W(clk_W_tb), .rst_n_W(rst_n_W_tb), .MISO_W(MISO_W_tb)
10 );
11
12 reg [7:0] i;
13
14 initial begin
15   clk_W_tb = 1;
16   forever #1 clk_W_tb = ~clk_W_tb;
17 end
18
19 //Directed testing
20 initial begin
21   //Test the reset signal.
22   rst_n_W_tb = 0;
23   SS_n_W_tb = 0; MOSI_W_tb = 0;
24   @(negedge clk_W_tb);
25   rst_n_W_tb = 1;
```

B) SPI Wrapper testbench(Cont.):

```

26  ****Write address and data then read address and data four successive times.*****
27  repeat(4) begin
28      i = 0; //This bus is required for the reading and writing from the same memory address purpose even using randomized testing.
29      //The write address command code
30      SS_n_W_tb = 0;  MOSI_W_tb = 0;
31      @(negedge clk_W_tb);
32      @(negedge clk_W_tb);
33      MOSI_W_tb = 0;
34      @(negedge clk_W_tb);
35      MOSI_W_tb = 0;
36      @(negedge clk_W_tb);
37      //Test writing address (Randomized)
38      repeat(WIDTH_tb) begin
39          MOSI_W_tb = $random;
40          i = (i << 1) | MOSI_W_tb;
41          @(negedge clk_W_tb);
42      end
43      SS_n_W_tb = 1; // End of master sending sequence.
44      @(negedge clk_W_tb);
45      //The write data command code
46      SS_n_W_tb = 0;  MOSI_W_tb = 0;
47      @(negedge clk_W_tb);
48      @(negedge clk_W_tb);
49      MOSI_W_tb = 0;
50      @(negedge clk_W_tb);
51      MOSI_W_tb = 1;
52      @(negedge clk_W_tb);
53      //Test writing data (Randomized)
54      repeat(WIDTH_tb) begin
55          MOSI_W_tb = $random;
56          @(negedge clk_W_tb);
57      end
58      SS_n_W_tb = 1; // End of master sending sequence.

```

B) SPI Wrapper testbench(Cont.):

```


60          //The read address command code
61          SS_n_W_tb = 0; MOSI_W_tb = 1;
62          @(negedge clk_W_tb);
63          @(negedge clk_W_tb);
64          MOSI_W_tb = 1;
65          @(negedge clk_W_tb);
66          MOSI_W_tb = 0;
67          @(negedge clk_W_tb);
68          //Test read address (Based on the previously entered one)
69          repeat(WIDTH_tb) begin
70              MOSI_W_tb = i[7];
71              i = i << 1;
72              @(negedge clk_W_tb);
73          end
74          SS_n_W_tb = 1; // End of master sending sequence.
75          @(negedge clk_W_tb);
76          //The read data command code
77          SS_n_W_tb = 0; MOSI_W_tb = 1;
78          @(negedge clk_W_tb);
79          @(negedge clk_W_tb);
80          MOSI_W_tb = 1;
81          @(negedge clk_W_tb);
82          MOSI_W_tb = 1;
83          @(negedge clk_W_tb);
84          //Test read data
85          repeat(WIDTH_tb) begin
86              MOSI_W_tb = $random;
87              @(negedge clk_W_tb);
88          end
89          repeat(2*WIDTH_tb) begin
90              @(negedge clk_W_tb);
91          end
92          SS_n_W_tb = 1;
93          @(negedge clk_W_tb);
94      end
95      $stop;
96  end
97 endmodule

```


QUESTASIM SIMULATION RESULTS(WAVEFORMS)

17


A) Write Address command:




B) Write Data command:



C) Read address command:



D) Read Data command:



Do file

```

vlib work

vlog SPI_Wrapper.v SPI_Slave.v RAM.v GPR.v Counter.v SPI_Wrapper_tb.v

vsim -voptargs+=acc work.SPI_tb

add wave -position insertpoint \
sim:/SPI_tb/clk_W_tb

add wave -position insertpoint \
sim:/SPI_tb/rst_n_W_tb

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/SS_n

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/MOSI

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/cs

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/Counter_rst

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/SPI_Counter/start

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/counter_out

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/tx_valid

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/tx_data

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/RAM_Unit/dout

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/GPReg/Parallel_In_SR

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/GPReg/Load

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/GPR_Out

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/rx_data

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/rx_valid

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/RAM_Unit/din

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/Slave/MISO

add wave -position insertpoint \
sim:/SPI_tb/SPI_W_tb/RAM_Unit/mem


run -all

```


Elaboration using

vivado

A)Schematic:



B) Message box:




SYNTHESIS USING VIVADO



24

A) Gray Code:


->>Schematic:



->>Critical path:



->>Messages:



The screenshot shows the Vivado IDE's 'Messages' tab. The tab bar includes 'Tcl Console', 'Messages' (which is selected), 'Log', 'Reports', 'Design Runs', and 'Debug'. Below the tabs are various filter buttons: 'Warning (3)', 'Info (54)', and 'Status (73)'. A 'Show All' button is also present. The main pane displays a list of messages and status updates from the synthesis process.

```

 [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'SPI_Slave'
>  [Synth 8-5546] ROM "rx_valid" won't be mapped to RAM because it is too sparse (2 more like this)
>  [Synth 8-5544] ROM "rx_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5) (2 more like this)
 [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'gray' in module 'SPI_Slave'
>  [Synth 8-327] inferring latch for variable 'FSM_gray_ns_reg' [SPI_Slave.v:111] (1 more like this)
>  [Synth 8-4480] The timing for the instance i_0/RAM_Unit/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing. (1 more like this)
 [Project 1-571] Translating synthesized netlist
 [Netlist 29-17] Analyzing 9 Unisim elements for replacement
 [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
>  [Project 1-570] Preparing netlist for logic optimization (1 more like this)
 [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
>  [Project 1-111] Unisim Transformation Summary:
  No Unisim elements were transformed. (1 more like this)
 [Common 17-83] Releasing license: Synthesis
 [Constraints 18-5210] No constraint will be written out.
 [Common 17-1381] The checkpoint 'O:/Digital_Design_Diploma/Projects/Design_Final_Project/Vivado/SPI_Wrapper/SPI_Wrapper.runs/synth_1/SPI_Wrapper.dcp' has been generated.
 [runcl-4] Executing : report_utilization -file SPI_Wrapper_utilization_synth.rpt -pb SPI_Wrapper_utilization_synth.pb
 [Common 17-206] Exiting Vivado at Mon Aug 5 17:30:42 2024...

```


Synthesized Design (6 infos)

- General Messages (6 infos)
 - [Netlist 29-17] Analyzing 5 Unisim elements for replacement*
 - [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds*
 - [Project 1-479] Netlist was created with Vivado 2018.2*
 - [Project 1-570] Preparing netlist for logic optimization*
 - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).*
 - [Project 1-111] Unisim Transformation Summary:
 No Unisim elements were transformed.*


->>Report:

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	011	010
READ_ADD	010	011
READ_DATA	111	100

->>Timing:




->>Utilization:





B) One-Hot:


->>Schematic:



->>Critical path:




->>Messages:




->>Report:

State	New Encoding	Previous Encoding
IDLE	00001	000
CHK_CMD	00010	001
WRITE	00100	010
READ_ADD	01000	011
READ_DATA	10000	100

->>Timing:




->>Utilization:





C) Sequential:


->>Schematic:



->>Critical path:




->>Messages:




->>Report:

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	010	010
READ_ADD	011	011
READ_DATA	100	100

->>Timing:




->>Utilization:



Implementation using vivado

A)Gray_Code:

->>Device:



->>Messages:

Tcl Console | **Messages** | Log | Reports | Design Runs | Power | DRC | Methodology | Timing | Utilization | ? _ □

Q | X | ☰ | 🔍 | T | 📁 | 🗑 | Warning (7) Info (269) Status (496) | Show All | ☰

- ↳ [Common 17-1381] The checkpoint 'O:/Digital_Design_Diploma/Projects/Design_Final_Project/Vivado/SPI_Wrapper/SPI_Wrapper.runs/impl_1/SPI_Wrapper_routed.dcp' has been generated.
- ↳ [IP_Flow 19-1839] IP Catalog is up to date.
- > ↳ [DRC 23-27] Running DRC with 2 threads (1 more like this)
 - ↳ [Corertl 2-168] The results of DRC are in file SPI_Wrapper_drc_routed.rpt.
 - > ↳ [rundcl-4] Executing : report_drc -file SPI_Wrapper_drc_routed.rpt -pb SPI_Wrapper_drc_routed.pb -rpx SPI_Wrapper_drc_routed.rpx (7 more like this)
 - > ↳ [Timing 38-35] Done setting XDC timing constraints. (2 more like this)
 - ↳ [DRC 23-133] Running Methodology with 2 threads
 - ↳ [Corertl 2-1520] The results of Report Methodology are in file SPI_Wrapper_methodology_drc_routed.rpt.
 - ↳ [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
 - ↳ [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
 - > ↳ [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds. (1 more like this)
 - > ↳ [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs (1 more like this)
- ↳ [Implemented Design (2 warnings, 12 infos)]
 - ↳ General Messages (2 warnings, 12 infos)
 - ↳ [Netlist 29-17] Analyzing 103 Unisim elements for replacement
 - ↳ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - ↳ [Project 1-479] Netlist was created with Vivado 2018.2
 - ↳ [Project 1-570] Preparing netlist for logic optimization
 - ↳ [Chipscope 16-324] Core: u_il_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfa
 - ↳ [Timing 38-478] Restoring timing data from binary archive.
 - ↳ [Timing 38-479] Binary timing data restore complete.
 - ↳ [Project 1-856] Restoring constraints from binary archive.
 - ↳ [Project 1-853] Binary constraint restore complete.
 - ↳ [Project 1-111] Unisim Transformation Summary:
A total of 54 instances were transformed.
CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 48 instances
RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
 - ↳ [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
 - ↳ [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
 - > ↳ [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met. (1 more like this)

->>Timing:

Design Timing Summary			
	Setup	Hold	Pulse Width
	Worst Negative Slack (WNS): 96.445 ns	Worst Hold Slack (WHS): 0.139 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
	Total Number of Endpoints: 85	Total Number of Endpoints: 85	Total Number of Endpoints: 44

All user specified timing constraints are met.


->>Utilization:

Utilization							
	Name	1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
1%)	N SPI_Wrapper	38	45	0.5	5	1	
6)	dbg_hub (dbg_hub_CV)	0	0	0	0	0	
h (<1%)	RAM_Unit (RAM)	0	9	0.5	0	0	
Flop (<1	> Slave (SPI_Slave)	38	36	0	0	0	
	u_il_0 (u_il_0_CV)	0	0	0	0	0	

B)One-Hot:

39

->>Device:



->>Messages:

The screenshot shows the Vivado Tcl Console window with the 'Messages' tab selected. The window title is 'Tcl Console' and the tab title is 'Messages'. The status bar at the bottom shows 'File Edit View Project Tools Help'.

The 'Messages' tab has a toolbar with icons for search, filter, and file operations. There are three checkboxes at the top: 'Warning (7)' (checked), 'Info (269)' (checked), and 'Status (496)' (unchecked). A 'Show All' button is also present.

The message list contains the following entries:

- [Common 17-1381] The checkpoint 'O:/Digital_Design_Diploma/Projects/Design_Final_Project/Vivado/SPI_Wrapper/SPI_Wrapper.runs/impl_1/SPI_Wrapper_routed.dcp' has been generated.
- [IP_Flow 19-1839] IP Catalog is up to date.
- > [DRC 23-27] Running DRC with 2 threads (1 more like this)
 - [Corertl 2-168] The results of DRC are in file SPI_Wrapper_drc_routed.rpt.
- > [rundcl-4] Executing : report_drc -file SPI_Wrapper_drc_routed.rpt -pb SPI_Wrapper_drc_routed.pb -rpx SPI_Wrapper_drc_routed.rpx (7 more like this)
- > [Timing 38-35] Done setting XDC timing constraints. (2 more like this)
- [DRC 23-133] Running Methodology with 2 threads
- [Corertl 2-1520] The results of Report Methodology are in file SPI_Wrapper_methodology_drc_routed.rpt.
- [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
- [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
- > [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds. (1 more like this)
- > [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs (1 more like this)

Below this, there is a collapsed section 'Implemented Design (2 warnings, 12 infos)' which contains a 'General Messages' section with 12 info messages related to netlist analysis and transformation.

->>Timing:

Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	28.077 ns	Worst Hold Slack (WHS):	0.035 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3870	Total Number of Endpoints:	3854	Total Number of Endpoints:	2146

All user specified timing constraints are met.


->>Utilization:

Hierarchy	Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (8150)	LUT as Logic (20800)	LUT as Memory (9600)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	BSCAN2 (4)
Slice L	SPI_Wrapper	1278	1965	10	611	1170	108		754	1	5	2	1
Slice L	dbg_hub (dbg_hub)	476	727	0	226	452	24		306	0	0	1	1
Slice L	RAM_Unit (RAM)	0	9	0	2	0	0		0	0.5	0	0	0
Slice L	Slave (SPI_Slave)	38	40	0	14	38	0		23	0	0	0	0
Slice L	u_ilia_0 (u_ilia_0)	764	1189	10	383	680	84		424	0.5	0	0	0

C) Sequential:

42

->>Device:



->>Messages:

Common 17-1381] The checkpoint 'O:/Digital_Design_Diploma/Projects/Design_Final_Project/Vivado/SPI_Wrapper/SPI_Wrapper.runs/impl_1/SPI_Wrapper_routed.dcp' has been generated.

[IP_Flow 19-1839] IP Catalog is up to date.

> [DRC 23-27] Running DRC with 2 threads (1 more like this)

[Corertl 2-168] The results of DRC are in file SPI_Wrapper_drc_routed.rpt.

> [rundcl-4] Executing : report_drc -file SPI_Wrapper_drc_routed.rpt -pb SPI_Wrapper_drc_routed.pb -rpx SPI_Wrapper_drc_routed.rpx (7 more like this)

> [Timing 38-35] Done setting XDC timing constraints. (2 more like this)

[DRC 23-133] Running Methodology with 2 threads

[Corertl 2-1520] The results of Report Methodology are in file SPI_Wrapper_methodology_drc_routed.rpt.

[Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.

[Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.

> [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds. (1 more like this)

> [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs (1 more like this)

Implemented Design (2 warnings, 12 infos)

General Messages (2 warnings, 12 infos)

- [Netlist 29-17] Analyzing 103 Unisim elements for replacement
- [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
- [Project 1-479] Netlist was created with Vivado 2018.2
- [Project 1-570] Preparing netlist for logic optimization
- [Chipscope 16-324] Core: u_il_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfa
- [Timing 38-478] Restoring timing data from binary archive.
- [Timing 38-479] Binary timing data restore complete.
- [Project 1-856] Restoring constraints from binary archive.
- [Project 1-853] Binary constraint restore complete.
- [Project 1-111] Unisim Transformation Summary:
A total of 54 instances were transformed.
CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 48 instances
RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
- [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
- [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs

> [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met. (1 more like this)

->>Timing:

Design Timing Summary		
General Information	Setup	Hold
Timer Settings	Worst Negative Slack (WNS): 27.723 ns	Worst Hold Slack (WHS): 0.038 ns
Design Timing Summary	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns
Clock Summary (2)	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
> Check Timing (24)	Total Number of Endpoints: 3870	Total Number of Endpoints: 3854
> Intra-Clock Paths		
> Inter-Clock Paths		
> Other Path Groups		
All user specified timing constraints are met.		
Pulse Width		
		Worst Pulse Width Slack (WPWS): 3.750 ns
		Total Pulse Width Negative Slack (TPWS): 0.000 ns
		Number of Failing Endpoints: 0
		Total Number of Endpoints: 2144

->>Utilization:

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (8150)	LUT as Logic (20800)	LUT as Memory (9600)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	BSCAN2 (4)
N SPI_Wrapper	1275	1961	10	645	1167	108	764	1	5	2	1
> E dbg_hub (dbg_hub)	475	727	0	233	451	24	312	0	0	1	1
RAM_Unit (RAM)	0	9	0	2	0	0	0	0.5	0	0	0
> E Slave (SPI_Slave)	38	36	0	13	38	0	26	0	0	0	0
> E u_ilal_0 (u_ilal_0)	762	1189	10	402	678	84	426	0.5	0	0	0

Conclusion

From the timing reports of synthesis and implementation above, we can decide that using “gray” encoding is much better with respect to frequency

Constraints file

```
Vivado > SPI_Wrapper > Constraints_basys3.xdc
 1 ## This file is a general .xdc for the Basys3 rev B board
 2 ## To use it in a project:
 3 ## - uncomment the lines corresponding to used pins
 4 ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
 5
 6 ## Clock signal
 7 set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVC MOS33 } [get_ports clk_W]
 8 create_clock -add -name sys_clk_pin -period 100.00 -waveform {0 5} [get_ports clk_W]
 9
10
11 ## Switches
12 set_property -dict { PACKAGE_PIN V17 IOSTANDARD LVC MOS33 } [get_ports {MOSI_W}]
13 set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVC MOS33 } [get_ports {SS_n_W}]
14 set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVC MOS33 } [get_ports {rst_n_W}]
15 #set_property -dict { PACKAGE_PIN W17 IOSTANDARD LVC MOS33 } [get_ports {A_N[3]}]
16 #set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVC MOS33 } [get_ports {B_N[0]}]
17 #set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVC MOS33 } [get_ports {B_N[1]}]
18 #set_property -dict { PACKAGE_PIN W14 IOSTANDARD LVC MOS33 } [get_ports {B_N[2]}]
19 #set_property -dict { PACKAGE_PIN W13 IOSTANDARD LVC MOS33 } [get_ports {B_N[3]}]
20 #set_property -dict { PACKAGE_PIN V2 IOSTANDARD LVC MOS33 } [get_ports {Opcode_N[0]}]
21 #set_property -dict { PACKAGE_PIN T3 IOSTANDARD LVC MOS33 } [get_ports {Opcode_N[1]}]
22 #set_property -dict { PACKAGE_PIN T2 IOSTANDARD LVC MOS33 } [get_ports {sw[10]}]
23 #set_property -dict { PACKAGE_PIN R3 IOSTANDARD LVC MOS33 } [get_ports {sw[11]}]
24 #set_property -dict { PACKAGE_PIN W2 IOSTANDARD LVC MOS33 } [get_ports {sw[12]}]
25 #set_property -dict { PACKAGE_PIN U1 IOSTANDARD LVC MOS33 } [get_ports {sw[13]}]
26 #set_property -dict { PACKAGE_PIN T1 IOSTANDARD LVC MOS33 } [get_ports {sw[14]}]
27 #set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVC MOS33 } [get_ports {sw[15]}]
28
29
30 ## LEDs
31 set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVC MOS33 } [get_ports {MISO_W}]
32 #set_property -dict { PACKAGE_PIN E19 IOSTANDARD LVC MOS33 } [get_ports {out[1]}]
33 #set_property -dict { PACKAGE_PIN U19 IOSTANDARD LVC MOS33 } [get_ports {out[2]}]
34 #set_property -dict { PACKAGE_PIN V19 IOSTANDARD LVC MOS33 } [get_ports {out[3]}]
35 #set_property -dict { PACKAGE_PIN W18 IOSTANDARD LVC MOS33 } [get_ports {out[4]}]
36 #set_property -dict { PACKAGE_PIN U15 IOSTANDARD LVC MOS33 } [get_ports {out[5]}]
37 #set_property -dict { PACKAGE_PIN U14 IOSTANDARD LVC MOS33 } [get_ports {out[6]}]
38 #set_property -dict { PACKAGE_PIN V14 IOSTANDARD LVC MOS33 } [get_ports {out[7]}]
39 #set_property -dict { PACKAGE_PIN V13 IOSTANDARD LVC MOS33 } [get_ports {led[8]}]
```

Thank You