

UVM verification


Name: Ali Mohamed Mohamed Saied

Under supervision of : Eng. Kareem Wassem

1:Verification plan: (Overview)

70	FIFO_1	When the rst_n is zero, the FIFO is reseted	Randomized during simulation such that it's low most of time	Cover all the possible values for rst_n	Checked by both the assetions and the golden model	
71	FIFO_2	Assert the wr_en signal and disable the rd_en signal	Randomized during simulation such that it's high most of time	Cover all the possible values for wr_en	Checked by the assetions	
72	FIFO_3	Assert the wr_en signal and disable the rd_en signal	Randomized during simulation such that it's low most of time	Cover all the possible values for rd_en	Checked by the assetions	
73	FIFO_4	Assert both the wr_en signal and the rd_en signal	Randomized during simulation	Cover all the possible scenarios	Checked by the assetions	
74						

2: UVM structure:



3:UVM testbench flow sequence:

A: Top module (FIFO top):

This is the module which is responsible for generating the system clock signal (clk), instantiate the interface module passing to it the generated clock signal, instantiate the design (DUT) passing to it the just-instantiated interface instance.

B: Interface (FIFO Interface):

Inside this part, the system input and output signals are created and sent to the "modport" which determines which of this signal will be input and/or output depending on the "modport" type.

C: Design(FIFO.v):

It's the module to be tested. It holds the main operation of the system.

D: Assertions module(FIFO SVA):

Inside this module we place sequences which we need to test their occurrence such as the assertion of certain signal once another signal is asserted. This module is reponsible for doing this job.

E: UVM test (FIFO test):

It's the package where the testing strategy is stated. The sequence of the testing process is mentioned there, such that by reading it you can realize which signal to be asserted first and which one second,....etc. It does that by instantiating the uvm_sequence(mentioned nextly).

F: UVM env(FIFO env):

Inside this package we include the testing structure. We have various testing elements which are:

1-uvm_scoreboard. 2-Coverage collector. 3-uvm_agent.

These structures are classes each of them has a testing rule. Objects of these classes are decalared here in uvm env.

G: UVM scoreboard(FIFO Scoreboard):

It's a class all its role is to check if the system output is correct depending on an available golden reference.

H: Coverage collector(FIFO Cover):

It's the class responsible for making sure that all the required bits have experienced toggling at least one time(coverpoint), and also make sure that the required cross-coverage between various signals occurs.

I: uvm agent(FIFO Agent):

It's a class responsible for including both the stimulus holder for the system (uvm_driver), and the result holder for the checker classes(uvm_scoreboard and coverage-collector).

I: uvm sequence item(FIFO SeqItem):

It's the class in which the values for the system input signals are created, some of these signals values may have some depend on some given "constraint".

K: uvm sequence(FIFO Write seq, FIFO Read Seq,....etc.):

A class responsible for starting the process of generation of the system input signals, so that it can force some of these signals to certain values directly, while other signals are "randomized".

L: uvm driver(FIFO driver):

It's class responsible for holding the generated input signals values from where they are generated (uvm_sequence_item) to the design so that it can operate.

M: uvm sequencer(FIFO Sequencer):

This class work as arbiter between the uvm_sequence and the uvm driver.

N: uvm monitor(FIFO Monitor):

A class responsible for holding the system output signals values from the interface to the place where they will be tested if they are correct or not (uvm_scoreboard and coverage-collector).

4: Testing results:

I)Bug report:

- 1) Put brackets around the conditions in any if statement containing more than one condition gathered together to prevent false execution.
- 2) Adding this code snippet to the always block specified for "count":

```
else if(({wr_en, rd_en} == 2'b11)) begin
    if(count < FIFO_DEPTH)
        count <= count + 1;
    if(count != 0)
        count <= count - 1;
end</pre>
```

3) Adding this code snippet to the always block speceified for "rd_en" and delete the assignment statement of "underflow":

```
else begin
    if (empty & rd_en)
        underflow <= 1;
    else
        underflow <= 0;
    end</pre>
```


4) Modify the assignment statement of "almostempty" to be:


```
assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
```


- 5) Reset signals overflow, wr_ack and underflow .
- 6)The data_out wasn't reset-ted when the rst_n signal is low.

II):Code coverage report, Functional coverage report, and Sequential domain coverage:

```
Code Coverage Analysis
Branches - by instance (/FIFO_top/fifo_DUT)
- FIFO.sv
            20 if (!FIFO_Inter.rst_n) begin
             25 else if (FIFO_Inter.wr_en && (count < FIFO_DEPTH)) begin
            30 else begin
            32 if (FIFO_Inter.full & FIFO_Inter.wr_en)
             34 else
            40 if (!FIFO Inter.rst n) begin
             45 else if (FIFO_Inter.rd_en && (count != 0)) begin
             50 if (FIFO_Inter.empty & FIFO_Inter.rd_en)
             52 else
             58 if (!FIFO_Inter.rst_n) begin
                        ( ({FIFO_Inter.wr_en, FIFO_Inter.rd_en} == 2'bl0) && (!FIFO_Inter.full))
             62 if
             64 else if ( ({FIFO_Inter.wr_en, FIFO_Inter.rd_en} == 2'b01) && (!FIFO_Inter.empty))
             66 else if(({FIFO_Inter.wr_en, FIFO_Inter.rd_en} == 2'bll)) begin
             67 if (count < FIFO_DEPTH)
            69 if(count != 0)
             75 assign FIFO_Inter.full = (count == FIFO_DEPTH)? 1 : 0;
             76 assign FIFO Inter.emptv = (count == 0)? 1 : 0:
```








=== Instance: /FIFO top/FI === Design Unit: work.FIFO					
Toggle Coverage: Enabled Coverage	 Bin			ses Covera	age
Toggles	8	6 8		2 97.6	57%
	====Toggl	e Details=	======		
Toggle Coverage for instan	ce / <u>FIFO_to</u>	p/ <u>FIFO_int</u>	<u>er</u>		
=== Instance: /FIFO_top/f === Design Unit: work.FIF	O_SVA	7 			
Assertion Coverage: Assertions		8	8	0 1	00.00%
Name File	(Line)		Fai Cou		Pass Count
/FIFO_top/fifo_DUT/SVA/as	sert7				
=== Instance: /FIFO top/fifo === Design Unit: work.FIFO	DUT		======	=======	
Branch Coverage: Enabled Coverage	Bins	Hits		Coverage	
Branches	28	27	1	96.42%	
=======================================	====Branch	Details===		=======	======
Rranch Coverage for instance	/FTFO ton/	fifo DUT			
Condition Coverage: Enabled Coverage	Bins	Covered	Misses	Coverage	
Conditions	22	18	4	81.81%	
	====Conditic	n Details=	======	=======	=======
Condition Coverage for instance /FIFO top/fifo DUT					

Enabled Coverage	Bins 	Hits	Misses	Coverage	
Statements	28	28	0	100.00%	S
	====Statement	Details=	======	======	=========
atement Coverage for insta	nce /FIFO_top/	/fifo_DUT			
Line Item		Count	Source	!	
Toggle Coverage: Enabled Coverage	Bins	Hits	Miss	es Cover	age
Toggles	20	20)	0 100.	90%
=======================================	=====Toggle I	Details==	======	======	========
oggle Coverage for instan		fifo_DUT			======
Toggle Coverage for instance: /FIFO topcerse Design Unit: work.FIFO testatement Coverage: Enabled Coverage	ice / <u>FIFO_top</u> /;		 Misses		========
Toggle Coverage for instan === Instance: /FIFO top == Design Unit: work.FIFO t ===================================	top		Misses		=========
Toggle Coverage for instance: /FIFO top == Design Unit: work FIFO top tatement Coverage: Enabled Coverage Statements	top Bins	Hits	Misses	Coverage 100.00%	
Toggle Coverage for instance: /FIFO topce== Design Unit: work.FIFO togetatement Coverage: Enabled Coverage Statements	top Bins 6	Hits 6 Details==	Misses	Coverage 100.00%	=======================================
Toggle Coverage for instance: /FIFO top === Design Unit: work.FIFO top statement Coverage: Enabled Coverage Statements Statement Statement Coverage for instance: Statement Coverage for instance: Statement Coverage:	Bins 6Statement	Hits 6 Details==	Misses 0	Coverage 100.00%	=======================================
Foggle Coverage for instance: /FIFO top Toggle Design Unit: work.FIFO top Toggle Coverage: The Enabled Coverage The Enabled Coverage The Enabled Coverage Toggle Coverage Toggle Coverage Toggle Coverage Toggle Coverage Toggle Coverage Toggle Coverage for instance Toggle Coverag	top Bins 6	Hits 6 Details==	Misses	Coverage 100.00%	=======================================
Toggle Coverage for instan === Instance: /FIFO top === Design Unit: work.FIFO t Statement Coverage: Enabled Coverage Statements Statement Coverage for instance Covergroup Coverage: Covergroups Covergroups Covergroups Covergroups	Bins 6Statement ance /FIFO top	Hits 6 Details==	Misses 0	Coverage 100.00%	======================================


```
Statement Coverage:
                      Bins
                             Hits
  Enabled Coverage
                                  Misses Coverage
                       ____
                                  -----
  Statements
                        28
                              25
                                     3
                                         89.28%
Statement Coverage for instance /FIFO test pack --
  Line
           Item
                            Count
                                   Source
 File FIFO test.sv
```

III):QuestaSim snippets:


1-Reset process:




2-Write process:



3-Read process:



4-Write Read Process:



IV) Assertions table:

Feature	Assertion
When the FIFO is full, the full flag must be asserted.	<pre>assert property (@(posedge FIFO_Inter.clk) ((FIFO.count == FIFO.FIFO_DEPTH) -> FIFO_Inter.full)); cover property (@(posedge FIFO_Inter.clk) ((FIFO.count == FIFO.FIFO_DEPTH) -> FIFO_Inter.full));</pre>
When the FIFO is empty, the empty flag must be asserted.	<pre>assert property (@(posedge FIFO_Inter.clk) ((FIFO.count == 0) -> FIFO_Inter.empty)); cover property (@(posedge FIFO_Inter.clk) ((FIFO.count == 0) -> FIFO_Inter.empty));</pre>
When the FIFO is almost full, the almostfull flag must be asserted.	<pre>assert property (@(posedge FIFO_Inter.clk) ((FIFO.count == FIFO.FIFO_DEPTH- 1) -> FIFO_Inter.almostfull)); cover property (@(posedge FIFO_Inter.clk) ((FIFO.count == FIFO.FIFO_DEPTH- 1) -> FIFO_Inter.almostfull));</pre>
When the FIFO is almost empty, the almostempty flag must be asserted.	<pre>assert property (@(posedge FIFO_Inter.clk) ((FIFO.count == 1) -> FIFO_Inter.almostempty)); cover property (@(posedge FIFO_Inter.clk) ((FIFO.count == 1) -> FIFO_Inter.almostempty));</pre>
When a write request is introduced while the full flag is asserted, the overflow flag must be asserted.	assert property (@(posedge FIFO_Inter.clk) ((FIFO_Inter.full & FIFO_Inter.wr_en) => FIFO_Inter.overflow)); cover property (@(posedge FIFO_Inter.clk) ((FIFO_Inter.full & FIFO_Inter.wr_en) => FIFO_Inter.overflow));
When a read request is introduced while the empty flag is asserted, the underflow flag must be asserted.	assert property (@(posedge FIFO_Inter.clk) ((FIFO_Inter.empty & FIFO_Inter.rd_en) => FIFO_Inter.underflow)); cover property (@(posedge FIFO_Inter.clk) ((FIFO_Inter.empty & FIFO_Inter.rd_en) => FIFO_Inter.underflow));
When a write request is introduced while there is empty spaces in the FIFO, the wr_ack flag must be asserted.	assert property (@(posedge FIFO_Inter.clk) ((FIFO_Inter.wr_en && (FIFO.count < FIFO.FIFO_DEPTH)) => FIFO_Inter.wr_ack)); cover property (@(posedge FIFO_Inter.clk) ((FIFO_Inter.wr_en && (FIFO.count < FIFO.FIFO_DEPTH)) => FIFO_Inter.wr_ack));
When reset is asserted, the counters: wr_ptr, rd_ptr, and count, must be cleared.	<pre>assert property (@(posedge FIFO_Inter.clk) ((!FIFO_Inter.rst_n) => ((!FIFO.wr_ptr) & (!FIFO.rd_ptr) & (!FIFO.count)))); cover property (@(posedge FIFO_Inter.clk) ((!FIFO_Inter.rst_n) => ((!FIFO.wr_ptr) & (!FIFO.rd_ptr) & (!FIFO.count))));</pre>