

Project 1: Spartan6 - DSP48A1

RTL code

DFFlop:

```
# D_FFlop.v
1 `define ASYNC 0
2 `define SYNC 1
3 module D_FFlop(
4     D, rstn, clk_EN, clk, Q
5 );
6 parameter RST_TYPE = `SYNC,
7           WIDTH = 1;
8 input [WIDTH-1:0] D;
9 input rstn, clk_EN, clk;
10 output reg [WIDTH-1:0] Q;
11
12 generate if(RST_TYPE == `ASYNC) begin
13     always @(posedge clk or negedge rstn)
14     begin
15         if(clk_EN) begin
16             if(rstn)
17                 Q <= 0;
18             else
19                 Q <= D;
20         end
21     end
22 end
23 else begin
24     always @(posedge clk)
25     begin
26         if(clk_EN) begin
27             if(rstn)
28                 Q <= 0;
29             else
30                 Q <= D;
31         end
32     end
33 end
34 endgenerate
35 endmodule
```

mux 2:

```
# mux_2.v
1 module mux_2(In0, In1, SEL, Out);
2     parameter WIDTH = 1;
3
4     input [WIDTH-1:0] In0, In1;
5     input SEL;
6     output reg [WIDTH-1:0] Out;
7
8     always@(*) begin
9         case(SEL)
10             1'd0: Out = In0;
11             1'd1: Out = In1;
12         endcase
13     end
14
15 endmodule
```

Common unit:

```
# D_FFlop_mux2.v
1 `define ASYNC 0
2 `define SYNC 1
3 module D_FFlop_mux2(In, SEL_M, rstn_M, clk_EN_M, clk_M, Out_mux);
4     parameter RST_TYPE_M = `SYNC,
5               WIDTH_M = 1;
6
7     input [WIDTH_M-1:0] In;
8     input rstn_M, clk_EN_M, clk_M;
9     input SEL_M;
10    output [WIDTH_M-1:0] Out_mux;
11
12    wire [WIDTH_M-1:0] DFFlop_Out;
13
14    //Modules instantiation
15    D_FFlop #(RST_TYPE(RST_TYPE_M), .WIDTH(WIDTH_M)) DFF(
16        .D(In), .rstn(rstn_M), .clk_EN(clk_EN_M), .clk(clk_M), .Q(DFFlop_Out)
17    );
18
19    mux_2 #(WIDTH(WIDTH_M)) MUX(
20        .In0(In), .In1(DFFlop_Out), .SEL(SEL_M), .Out(Out_mux)
21    );
22
23
24
25 endmodule
```

mux 4:

```
# mux_4.v
1 module mux_4(In0, In1, In2, In3, SEL_Bus, Out);
2     parameter WIDTH = 1;
3
4     input [WIDTH-1:0] In0, In1, In2, In3;
5     input [1:0] SEL_Bus;
6     output reg [WIDTH-1:0] Out;
7
8     always@(*) begin
9         case(SEL_Bus)
10             4'd0: Out = In0;
11             4'd1: Out = In1;
12             4'd2: Out = In2;
13             4'd3: Out = In3;
14         endcase
15     end
16
17
18 endmodule
```

Spartan6 - DSP48A1:

```
Spartan6_DSP48A1.v
1  `define NO_REG          0
2  `define REG             1
3  `define CARRYIN_PARAM   0
4  `define OPMODE5_PARAM   1
5  `define DIRECT           0
6  `define CASCADE         1
7  `define ASYNC           0
8  `define SYNC            1
9
10 module Spartan6_DSP48A1(
11     A, B, BCIN, C, D, CARRYIN, PCIN, OPMODE, /*Operation Inputs*/
12     CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP, /*Clock Enable Input Ports*/
13     RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP, /*Reset Input Ports*/
14     CLK, M, P, CARRYOUT, CARRYOUTF, BCOU, PCOU) /*Operation Outputs*/
15 );
16
17 parameter [0:0] A0REG = `REG, A1REG = `REG,
18                 B0REG = `REG, B1REG = `REG,
19                 CREG = `REG, DREG = `REG, MREG = `REG,
20                 PREG = `REG, CARRYINREG = `REG,
21                 CARRYOUTREG = `REG, OPMODEREG = `REG,
22                 CARRYINSEL = `OPMODE5_PARAM, B_INPUT = `DIRECT, RSTTYPE = `DIRECT;
23
24 input [17:0] A, B, BCIN, D;
25 input [47:0] C;
26 input [7:0] OPMODE;
27 input CARRYIN, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP, /*Clock Enable Input Ports*/
28 input RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP, /*Reset Input Ports*/
29 input CLK;
30 input [47:0] PCIN;
31
32 /*Operation outputs*/
33 output [35:0] M;
34 output [47:0] P;
35 output reg [47:0] PCOUT;
36 output [17:0] BCOU;
37 output CARRYOUT;
38 output reg CARRYOUTF;
39
40 wire [7:0] OPMODE_REG_Out;
41
42 wire [17:0] A0_Reg_Out, A1_Reg_Out, B0_Reg_In, B0_Reg_Out, B1_Reg_In_mux_2_Out, D_REG_Out;
43 reg [17:0] Pre_Add_Sub_Out;
44
45 wire [47:0] C_Reg_Out, X_Mux_Out, Z_Mux_Out;
46
47 wire [35:0] M_Reg_Out;
48 reg [35:0] Multiplier_Out;
49
50 wire CYI_Reg_In, CYI_Reg_Out;
```

```
Spartan6_DSP48A1.v
46
47 wire CYI_Reg_In, CYI_Reg_Out;
48
49 reg CYO_Reg_In;
50
51 reg [47:0] Post_Add_Sub_Out;
52
53 genvar i;
54
55 //Modules instantiations
56 /*OPMODE register*/
57 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(8)) OPMODE_REG(
58     .In(OPMODE), .SEL_M(OPMODEREG), .rstn_M(RSTOPMODE), .clk_EN_M(CEOPMODE), .clk_M(CLK), .Out_mux(OPMODE_REG_Out)
59 );
60
61 /*A Input*/
62 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(18)) A0_REG(
63     .In(A), .SEL_M(A0REG), .rstn_M(RSTA), .clk_EN_M(CEA), .clk_M(CLK), .Out_mux(A0_Reg_Out)
64 );
65
66 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(18)) A1_REG(
67     .In(A0_Reg_Out), .SEL_M(A1REG), .rstn_M(RSTA), .clk_EN_M(CEA), .clk_M(CLK), .Out_mux(A1_Reg_Out)
68 );
69
70 /*B Input*/
71 mux_2 #(.WIDTH(18)) B0_In_mux_2(.In0(B), .In1(BCIN), .SEL(B_INPUT), .Out(B0_Reg_In));
72
73 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(18)) B0_REG(
74     .In(B0_Reg_In), .SEL_M(B0REG), .rstn_M(RSTB), .clk_EN_M(CEB), .clk_M(CLK), .Out_mux(B0_Reg_Out)
75 );
76
77 mux_2 #(.WIDTH(18)) B1_Reg_In_mux_2(.In0(Pre_Add_Sub_Out), .In1(B0_Reg_Out), .SEL(OPMODE_REG_Out[4]), .Out(B1_Reg_In_mux_2_Out));
78
79 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(18)) B1_REG(
80     .In(B1_Reg_In_mux_2_Out), .SEL_M(B1REG), .rstn_M(RSTB), .clk_EN_M(CEB), .clk_M(CLK), .Out_mux(BCOU)
81 );
82
83 /*C Input*/
84 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(48)) C_REG(
85     .In(C), .SEL_M(CREG), .rstn_M(RSTC), .clk_EN_M(CEC), .clk_M(CLK), .Out_mux(C_Reg_Out)
86 );
87
88 /*D Input*/
89 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(18)) D_REG(
90     .In(D), .SEL_M(DREG), .rstn_M(RSTD), .clk_EN_M(CED), .clk_M(CLK), .Out_mux(D_REG_Out)
91 );
92
```

```

93  /*M register(Multiplier register)*/
94  D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(36)) M_REG(
95      .In(Multiplier_Out), .SEL_M(MREG), .rstn_M(RSTM), .clk_EN_M(CEM), .clk_M(CLK), .Out_mux(M_REG_Out)
96  );
97  generate for(i = 0; i < 36; i=i+1) begin
98      buf_M_buffer(M[i], M_REG_Out[i]);
99  end
100 endgenerate
101
102 /*CYI register*/
103 mux_2 CarryIn_Sel_Mux2[0].In0(OPMODE_REG_Out[5]), .In1(CARRYIN), .SEL(CARRYINSEL), .Out(CYI_Reg_In)];
104
105 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(1)) CYI_REG(
106     .In(CYI_Reg_In), .SEL_M(CARRYINREG), .rstn_M(RSTCARRYIN), .clk_EN_M(CECARRYIN), .clk_M(CLK), .Out_mux(CYI_Reg_Out)
107 );
108
109 /*X multiplexier*/
110 mux_4 #(.WIDTH(48)) X_Mux_4(
111     .In0(48'h000000), .In1({13'b0, M_REG_Out}), .In2(P), .In3({3'b0, D[11:0], A[17:0], B[17:0]}), .SEL_Bus(OPMODE_REG_Out[1:0]), .Out(X_Mux_Out)
112 );
113
114 /*Z multiplexier*/
115 mux_4 #(.WIDTH(48)) Z_Mux_4(
116     .In0(48'h000000), .In1(PCIN), .In2(P), .In3(C_REG_Out), .SEL_Bus(OPMODE_REG_Out[3:2]), .Out(Z_Mux_Out)
117 );
118
119 /*CYO register*/
120 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(1)) CYO_REG(
121     .In(CYO_Reg_In), .SEL_M(CARRYOUTREG), .rstn_M(RSTCARRYIN), .clk_EN_M(CECARRYIN), .clk_M(CLK), .Out_mux(CARRYOUT)
122 );
123
124 /*P register*/
125 D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(48)) P_REG(
126     .In(Post_Add_Sub_Out), .SEL_M(PREG), .rstn_M(RSTP), .clk_EN_M(CEP), .clk_M(CLK), .Out_mux(P)
127 );
128
129 //Core code
130
131 /*Pre-Adder/Subtractor*/
132 always @(*) begin
133     case(OPMODE_REG_Out[6])
134         1'b0: Pre_Add_Sub_Out = D_REG_Out + B0_Reg_Out;
135         1'b1: Pre_Add_Sub_Out = D_REG_Out - B0_Reg_Out;
136     endcase
137 end

```

```

131 /*Pre-Adder/Subtractor*/
132 always @(*) begin
133     case(OPMODE_REG_Out[6])
134         1'b0: Pre_Add_Sub_Out = D_REG_Out + B0_Reg_Out;
135         1'b1: Pre_Add_Sub_Out = D_REG_Out - B0_Reg_Out;
136     endcase
137 end
138
139 /*Multiplier*/
140 always @(*) begin
141     Multiplier_Out = BCOUT * A1_Reg_Out;
142 end
143
144 /*Post-Adder/Subtractor*/
145 always @(*) begin
146     case(OPMODE_REG_Out[7])
147         1'b0: {CYO_Reg_In, Post_Add_Sub_Out} = Z_Mux_Out + X_Mux_Out + CYI_Reg_Out;
148         1'b1: {CYO_Reg_In, Post_Add_Sub_Out} = Z_Mux_Out - (X_Mux_Out + CYI_Reg_Out);
149     endcase
150 end
151
152 /*Concatination*/
153 always @(*) begin
154     PCOUT = P;
155     CARRYOUTF = CARRYOUT;
156 end
157
158 endmodule




```

Testbench

```
# Spartan6_DSP48A1.tbv
1 `define NO_REG 0
2 `define REG 1
3 `define CARRYIN_PARAM 0
4 `define OPMODES_PARAM 1
5 `define DIRECT 0
6 `define CASCADE 1
7 `define ASYNC 0
8 `define SYNC 1
9 module Spartan6_DSP48A1_tb();
10 //Signals declaration
11 parameter [0:0] ABREG_tb = `REG, AIREG_tb = `REG,
12 BBREG_tb = `REG, BIREG_tb = `REG,
13 CREG_tb = `REG, DREG_tb = `REG, MREG_tb = `REG,
14 PREG_tb = `REG, CARRYINREG_tb = `REG,
15 CARRYOUTREG_tb = `REG, OPMODEREG_tb = `REG,
16 CARRYINSEL_tb = `OPMODES_PARAM, B_INPUT_tb = `DIRECT, RSTTYPE_tb = `DIRECT;
17
18 reg [17:0] A_tb, B_tb, BCIN_tb, D_tb;
19 reg [47:0] C_tb;
20 reg [7:0] OPMODE_tb;
21 reg CARRYIN_tb, CEA_tb, CEB_tb, CEC_tb, CECARRYIN_tb, CED_tb, CEM_tb, CEOPMODE_tb, CEP_tb, /*Clock Enable Input Ports*/
22 RSTA_tb, RSTB_tb, RSTC_tb, RSTCARRYIN_tb, RSTD_tb, RSTM_tb, RSTOPMODE_tb, RSTP_tb, /*Reset Input Ports*/
23 CLK_tb;
24 reg [47:0] PCIN_tb;
25 /*Operation outputs*/
26 wire [35:0] M_tb;
27 wire [47:0] P_tb;
28 wire [47:0] PCOUT_tb;
29 wire [17:0] BCOUT_tb;
30 wire CARRYOUT_tb;
31 wire CARRYOUTF_tb;
32
33
34 //Module instantiation
35 Spartan6_DSP48A1_DSP(
36 .A(A_tb), .B(B_tb), .BCIN(BCIN_tb), .C(C_tb), .D(D_tb), .CARRYIN(CARRYIN_tb), .PCIN(PCIN_tb), .OPMODE(OPMODE_tb), /*Operation Inputs*/
37 .CEA(CEA_tb), .CEB(CEB_tb), .CEC(CEC_tb), .CECARRYIN(CECARRYIN_tb), .CED(CED_tb), .CEM(CEM_tb), .CEOPMODE(CEOPMODE_tb), .CEP(CEP_tb), /*Clock Enable Input Ports*/
38 .RSTA(RSTA_tb), .RSTB(RSTB_tb), .RSTC(RSTC_tb), .RSTCARRYIN(RSTCARRYIN_tb), .RSTD(RSTD_tb), .RSTM(RSTM_tb), .RSTOPMODE(RSTOPMODE_tb), .RSTP(RSTP_tb), /*Reset Input Ports*/
39 .CLK(CLK_tb), .M(M_tb), .P(P_tb), .CARRYOUT(CARRYOUT_tb), .CARRYOUTF(CARRYOUTF_tb), .BCOUT(BCOUT_tb), .PCOUT(PCOUT_tb) /*Operation Outputs*/
40 );
41
42 initial begin
43 CLK_tb = 1;
44 forever #1 CLK_tb =~ CLK_tb;
45 end
46
47 initial begin
```

```
47 initial begin
48 //Reset the system
49 CEA_tb = 1; CEB_tb = 1; CEC_tb = 1; CECARRYIN_tb = 1; CED_tb = 1; CEM_tb = 1; CEOPMODE_tb = 1; CEP_tb = 1; /*Clock Enable Input Ports*/
50 RSTA_tb = 1; RSTB_tb = 1; RSTC_tb = 1; RSTCARRYIN_tb = 1; RSTD_tb = 1; RSTM_tb = 1; RSTOPMODE_tb = 1; RSTP_tb = 1;
51 A_tb = 2; B_tb = 15; BCIN_tb = 55; D_tb = 78;
52 CARRYIN_tb = 1;
53 C_tb = 92;
54 OPMODE_tb = 8'h6D;
55 PCIN_tb = 15;
56 @(negedge CLK_tb);
57 RSTA_tb = 0; RSTB_tb = 0; RSTC_tb = 0; RSTCARRYIN_tb = 0; RSTD_tb = 0; RSTM_tb = 0; RSTOPMODE_tb = 0; RSTP_tb = 0;
58 //Output value is ignored
59 @(negedge CLK_tb);
60 A_tb = 11; B_tb = 42; BCIN_tb = 87; D_tb = 100;
61 //Output value is ignored
62 @(negedge CLK_tb);
63 A_tb = 3; B_tb = 42; BCIN_tb = 87; D_tb = 100;
64 //Output value is ignored
65 @(negedge CLK_tb);
66 A_tb = 11; B_tb = 42; BCIN_tb = 87; D_tb = 100;
67 C_tb = 92;
68 OPMODE_tb = 8'h87;
69 PCIN_tb = 115;
70 //Output value is 219
71 @(negedge CLK_tb);
72 A_tb = 10; B_tb = 42; BCIN_tb = 87; D_tb = 100;
73 C_tb = 920;
74 OPMODE_tb = 8'hAA;
75 PCIN_tb = 15;
76 //Output value is 14
77 @(negedge CLK_tb);
78 A_tb = 11; B_tb = 42; BCIN_tb = 87; D_tb = 100;
79 C_tb = 92;
80 OPMODE_tb = 8'h58;
81 PCIN_tb = 15;
82 //Output value is 0
83 @(negedge CLK_tb);
84 A_tb = 11; B_tb = 42; BCIN_tb = 87; D_tb = 100;
85 C_tb = 92;
86 OPMODE_tb = 8'hED;
87 PCIN_tb = 15;
88 //Output value is 1
89 @(negedge CLK_tb);
90 //Output value is 339
91 $stop;
92 end
93
```

Waveform




DO

```
Spartan6_DSP48A1_Do_file.do
1  vlib work
2
3  vlog Spartan6_DSP48A1_tb.v Spartan6_DSP48A1.v mux_4.v mux_2.v D_FFlop.v D_FFlop_mux2.v
4
5  vsim -voptargs=+acc work.Spartan6_DSP48A1_tb
6
7  add wave *
8
9  run -all
10
```

Elaboration

Schematic:



Message window

Messages window showing Vivado Commands and General Messages.


Vivado Commands (3 infos)

- General Messages (3 infos)
 - [IP_Flow 19-234] Refreshing IP repositories
 - [IP_Flow 19-1704] No user IP repositories specified
 - [IP_Flow 19-2313] Loaded Vivado IP repository 'P:/Programs_installed/Xilinx/Vivado/2018.2/data/ip'.

Elaborated Design (2 warnings, 40 infos)

- General Messages (2 warnings, 40 infos)
 - [Synth 8-6157] synthesizing module 'Spartan6_DSP48A1' [Spartan6_DSP48A1.v:9] (17 more like this)
 - [Synth 8-6155] done synthesizing module 'D_FFlop' (1#1) [D_FFlop.v:3] (17 more like this)
 - [Synth 8-689] width (49) of port connection 'In1' does not match port width (48) of module 'mux_4' [Spartan6_DSP48A1.v:111] (1 more like this)
 - [Device 21-403] Loading part xc7a200tfg1156-3
 - [Project 1-570] Preparing netlist for logic optimization
 - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synthesis



Tcl Console Messages x Log Reports Design Runs Debug ? _

Warning (22) Info (62) Status (19) Show All

Vivado Commands (3 Infos)

- General Messages (3 Infos)
 - [IP_Flow 19-234] Refreshing IP repositories
 - [IP_Flow 19-1704] No user IP repositories specified
 - [IP_Flow 19-2313] Loaded Vivado IP repository 'P:/Programs_Installed/Xilinx/Vivado/2018.2/data/ip'.


Synthesis (22 warnings, 53 Infos)

- [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200f'
- [Synth 8-6157] synthesizing module 'Spartan6_DSP48A1' [Spartan6_DSP48A1.v.9] (17 more like this)
- [Synth 8-6155] done synthesizing module 'D_FFlop' (1#1) [D_FFlop.v.3] (17 more like this)
- [Synth 8-689] width (49) of port connection 'In1' does not match port width (48) of module 'mux_4' [Spartan6_DSP48A1.v.111] (1 more like this)
- [Device 21-403] Loading part xc7a200ftg1156-3
- [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1_project/Constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [X:/Spartan6_DSP48A1_propimpl.xdc]. Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
- [Synth 8-5816] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Spartan6_DSP48A1.v.77]
- [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[17] (17 more like this)
- [Synth 8-3332] Sequential element (OPMODE_REG/DFF/Q_reg[5]) is unused and will be removed from module Spartan6_DSP48A1.
- [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [Spartan6_DSP48A1.v.141]
- [Project 1-571] Translating synthesized netlist
- [Netlist 29-17] Analyzing 220 Unisim elements for replacement
- [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
- [Project 1-570] Preparing netlist for logic optimization (1 more like this)
- [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
- [Project 1-111] Unisim Transformation Summary:
 - No Unisim elements were transformed. (1 more like this)
- [Common 17-83] Releasing license: Synthesis
- [Constraints 18-5210] No constraint will be written out.
- [Common 17-1381] The checkpoint 'O:/Digital_Design_Diploma/Projects/Mini_Project/Spartan6_DSP48A1_project/Spartan6_DSP48A1_project.runs/synth_1/Spartan6_DSP48A1.dcp' has been generated.
- [runctl-4] Executing : report_utilization -file Spartan6_DSP48A1_utilization_synth.rpt -pb Spartan6_DSP48A1_utilization_synth.pb
- [Common 17-206] Exiting Vivado at Wed Jul 31 18:38:29 2024...

Design Timing Summary			
General Information	Setup	Hold	Pulse Width
Timer Settings			
Design Timing Summary	Worst Negative Slack (WNS): 95.216 ns	Worst Hold Slack (WHS): 0.141 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Clock Summary (1)	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Check Timing (326)	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Intra-Clock Paths	Total Number of Endpoints: 124	Total Number of Endpoints: 124	Total Number of Endpoints: 180
Inter-Clock Paths	All user specified timing constraints are met.		
Other Path Groups			
Unassigned Paths			

Hierarchy						
Name	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFCTRL (32)	
▼ Spartan6_DSP48A1	298	178	1	327	1	
> A0_REG (D_FFlop_mux_...	1	18	0	0	0	
> A1_REG (D_FFlop_mux_...	18	1	0	0	0	
> B0_REG (D_FFlop_mux_...	19	18	0	0	0	
> B1_REG (D_FFlop_mux_...	18	18	0	0	0	
B1_Reg_In_mux_2 (m...	18	0	0	0	0	
> C_REG (D_FFlop_mux_...	1	48	0	0	0	
> CYL_REG (D_FFlop_m...	1	1	0	0	0	
> CYO_REG (D_FFlop_...	0	1	0	0	0	
> D_REG (D_FFlop_mux_...	1	18	0	0	0	
> M_REG (D_FFlop_mux_...	1	0	0	0	0	
> OPMODE_REG (D_FFI...	123	7	0	0	0	
> P_REG (D_FFlop_mux_...	1	48	0	0	0	
X_Mux_4 (mux_4)	48	0	0	0	0	
Z_Mux_4 (mux_4_6)	48	0	0	0	0	

Implement



Tcl Console Messages x Log Reports Design Runs Power DRC Methodology Timing ? -

Q [Warning (24) Info (243) Status (459) Show All

Vivado Commands (3 infos)

General Messages (3 infos)

- [IP_Flow 19-234] Refreshing IP repositories
- [IP_Flow 19-1704] No user IP repositories specified
- [IP_Flow 19-2313] Loaded Vivado IP repository 'P:\Programs_installed\Xilinx\Vivado\2018.2\data\ip'.

Synthesis (22 warnings, 53 infos)

- [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
- [Synth 8-6157] synthesizing module 'Spartan6_DSP48A1' [Spartan6_DSP48A1.v.9] (17 more like this)
- [Synth 8-6155] done synthesizing module 'D_FFlop' (1#1) [D_FFlop.v.3] (17 more like this)
- [Synth 8-689] width (49) of port connection 'In1' does not match port width (48) of module 'mux_4' [Spartan6_DSP48A1.v.11] (1 more like this)
- [Device 21-403] Loading part xc7a200tffg1156-3
- [Project 1-236] Implementation specific constraints were found while reading constraint file [O:\Digital_Design_Diploma\Projects\Mini_Project\Spartan6_DSP48A1_project\Constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [Xil\Spartan6_DSP48A1_propimpl.xdc]. Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
- [Synth 8-5818] HDL ADVISOR - The operator resource '<adder>' is shared. To prevent sharing consider applying a KEEP on the output of the operator [Spartan6_DSP48A1.v.77]
- [Synth 8-3331] design Spartan6_DSP48A1 has unconnected port BCIN[17] (17 more like this)
- [Synth 8-3332] Sequential element (OPMODE_REG(DFFIQ_reg[5]) is unused and will be removed from module Spartan6_DSP48A1.
- [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [Spartan6_DSP48A1.v.141]
- [Project 1-571] Translating synthesized netlist
- [Netlist 29-17] Analyzing 220 Unisim elements for replacement
- [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
- [Project 1-570] Preparing netlist for logic optimization (1 more like this)
- [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
- [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed. (1 more like this)
- [Common 17-83] Releasing license: Synthesis
- [Constraints 18-5210] No constraint will be written out.
- [Common 17-1381] The checkpoint 'O:\Digital_Design_Diploma\Projects\Mini_Project\Spartan6_DSP48A1_project\Spartan6_DSP48A1_project.runs\synth_1\Spartan6_DSP48A1.dcp' has been generated.
- [runctl-4] Executing : report_utilization -file Spartan6_DSP48A1_utilization_synth.rpt -pb Spartan6_DSP48A1_utilization_synth.pb
- [Common 17-206] Exiting Vivado at Wed Jul 31 18:38:29 2024...

Tcl Console Messages Log Reports Design Runs Power DRC Methodology Timing x

Q [Design Timing Summary

General Information
Timer Settings
Design Timing Summary
Clock Summary (1)
Check Timing (326)
Intra-Clock Paths
Inter-Clock Paths
Other Path Groups
User Ignored Paths
Unconstrained Paths

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 93.717 ns	Worst Hold Slack (WHS): 0.261 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 125	Total Number of Endpoints: 125	Total Number of Endpoints: 181

All user specified timing constraints are met.

Tcl Console Messages Log Reports Design Runs Power DRC Methodology Timing Utilization x

Q [Hierarchy

Hierarchy
Summary
Slice Logic
Slice LUTs (<1%)
LUT as Logic (<1%)
Slice Registers (<1%)
Register as Flip Flop (<1%)
Slice Logic Distribution
Slice (1%)
SLICEM
SLICEL
LUT Flip Flop Pairs (<1%)
LUT-FF pairs with one fully used LUT-FF pair
LUT-FF pairs with one fully used LUT-FF pair
LUT as Logic (<1%)
using O5 and O6
using O6 output only
Memory
DSP
DSPs (<1%)
DSP48E1 only

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)
N Spartan6_DSP48A1	293	179	109	293	27	1	327	1
> A0_REG (D_FFlop_mu...	1	18	7	1	0	0	0	0
> A1_REG (D_FFlop_mu...	18	1	10	18	1	0	0	0
> B0_REG (D_FFlop_mu...	18	18	11	18	0	0	0	0
> B1_REG (D_FFlop_mu...	18	18	13	18	1	0	0	0
> B1_Reg_In_mux_2 (m...	18	0	17	18	0	0	0	0
> C_REG (D_FFlop_mu...	1	48	21	1	0	0	0	0
> CY1_REG (D_FFlop_mu...	1	1	1	1	1	0	0	0
> CYO_REG (D_FFlop_mu...	0	2	1	0	0	0	0	0
> D_REG (D_FFlop_mu...	1	18	5	1	0	0	0	0
> IM_REG (D_FFlop_mu...	1	0	1	1	0	0	0	0
> OPMODE_REG (D_FFlop_mu...	123	7	56	123	0	0	0	0
> P_REG (D_FFlop_mu...	1	48	13	1	0	0	0	0
> X_Mux_4 (mux_4)	48	0	13	48	0	0	0	0
> Z_Mux_4 (mux_4_6)	48	0	19	48	0	0	0	0

Constraint file

Spartan6_DSP48A1_project > Constraints_basys3.xdc

```
1  ## This file is a general .xdc for the Basys3 rev B board
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6  ## Clock signal
7  set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports CLK]
8  create_clock -add -name sys_clk_pin -period 100.00 -waveform {0 5} [get_ports CLK]
9
10
11 ## Switches
12 #set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {A_N[0]}]
13 #set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports {A_N[1]}]
14 #set_property -dict { PACKAGE_PIN W16    IOSTANDARD LVCMOS33 } [get_ports {A_N[2]}]
15 #set_property -dict { PACKAGE_PIN W17    IOSTANDARD LVCMOS33 } [get_ports {A_N[3]}]
16 #set_property -dict { PACKAGE_PIN W15    IOSTANDARD LVCMOS33 } [get_ports {B_N[0]}]
17 #set_property -dict { PACKAGE_PIN V15    IOSTANDARD LVCMOS33 } [get_ports {B_N[1]}]
18 #set_property -dict { PACKAGE_PIN W14    IOSTANDARD LVCMOS33 } [get_ports {B_N[2]}]
19 #set_property -dict { PACKAGE_PIN W13    IOSTANDARD LVCMOS33 } [get_ports {B_N[3]}]
20 #set_property -dict { PACKAGE_PIN V2     IOSTANDARD LVCMOS33 } [get_ports {Opcode_N[0]}]
21 #set_property -dict { PACKAGE_PIN T3     IOSTANDARD LVCMOS33 } [get_ports {Opcode_N[1]}]
22 #set_property -dict { PACKAGE_PIN T2     IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
23 #set_property -dict { PACKAGE_PIN R3     IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
24 #set_property -dict { PACKAGE_PIN W2     IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
25 #set_property -dict { PACKAGE_PIN U1     IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
26 #set_property -dict { PACKAGE_PIN T1     IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
27 #set_property -dict { PACKAGE_PIN R2     IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
28
29
30 ## LEDs
31 #set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {out[0]}]
32 #set_property -dict { PACKAGE_PIN E19    IOSTANDARD LVCMOS33 } [get_ports {out[1]}]
33 #set_property -dict { PACKAGE_PIN U19    IOSTANDARD LVCMOS33 } [get_ports {out[2]}]
34 #set_property -dict { PACKAGE_PIN V19    IOSTANDARD LVCMOS33 } [get_ports {out[3]}]
35 #set_property -dict { PACKAGE_PIN W18    IOSTANDARD LVCMOS33 } [get_ports {out[4]}]
36 #set_property -dict { PACKAGE_PIN U15    IOSTANDARD LVCMOS33 } [get_ports {out[5]}]
37 #set_property -dict { PACKAGE_PIN U14    IOSTANDARD LVCMOS33 } [get_ports {out[6]}]
38 #set_property -dict { PACKAGE_PIN V14    IOSTANDARD LVCMOS33 } [get_ports {out[7]}]
39 #set_property -dict { PACKAGE_PIN V13    IOSTANDARD LVCMOS33 } [get_ports {led[8]}]
40 #set_property -dict { PACKAGE_PIN V3     IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
41 #set_property -dict { PACKAGE_PIN W3     IOSTANDARD LVCMOS33 } [get_ports {led[10]}]
42 #set_property -dict { PACKAGE_PIN U3     IOSTANDARD LVCMOS33 } [get_ports {led[11]}]
43 #set_property -dict { PACKAGE_PIN P3     IOSTANDARD LVCMOS33 } [get_ports {led[12]}]
44 #set_property -dict { PACKAGE_PIN N3     IOSTANDARD LVCMOS33 } [get_ports {led[13]}]
45 #set_property -dict { PACKAGE_PIN P1     IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
46 #set_property -dict { PACKAGE_PIN L1     IOSTANDARD LVCMOS33 } [get_ports {led[15]}]
47
```