Project 1: Spartan6 - DSP48A1

RTL code

DFFlop:

mux 2:

Common unit:

mux 4:

Spartan6 - DSP48A1:

```
## Spantane_DSPABALLy

**wire CYI_Reg_In, CYI_Reg_Out;

**reg CYO_Reg_In;

**reg CYO_Reg_In;

**reg CYO_Reg_In;

**reg Id7:0] Post_Add_Sub_Out;

**genvari;

**genvari;

**JOHNEOD register*/

**D_JFIO_B_BUD2 #(.RST_TYPE_M(RSTTYPE), .MIDTH_N(8)) OPMODE_REG(

**JOHNEOD register*/

**D_JFIO_B_BUD2 #(.RST_TYPE_M(RSTTYPE), .MIDTH_N(8)) OPMODE_REG(

**JOHNEOD REG_OUT), .SEL_M(OPMODE_REG_OUT)

**J;

**JOHNEOD REG_OUT), .SEL_M(OPMODE_REG_OUT), .rstn_N(RSTOYNOOD), .clk_DL_N(CEOPMODE), .clk_N(CLK), .Out_mux(OPMODE_REG_OUT)

**J;

**JOHNEOD REG_OUT), .SEL_M(ABREG), .rstn_N(RSTA), .clk_BL_M(CEA), .clk_M(CLK), .Out_mux(AD_Reg_Out)

**J;

**JOHNEOD REG_OUT), .SEL_M(ABREG), .rstn_N(RSTA), .clk_EN_M(CEA), .clk_M(CLK), .Out_mux(AL_Reg_OUT)

**JOHNEOD REG_OUT), .SEL_M(ABREG), .rstn_N(RSTA), .clk_EN_M(CEA), .clk_M(CLK), .Out_mux(AL_Reg_OUT)

**JOHNEOD REG_OUT), .SEL_M(ABREG), .rstn_M(RSTA), .clk_EN_M(CEB), .clk_M(CLK), .Out_mux(AL_Reg_OUT)

**JOHNEOD REG_OUT), .SEL_M(BREG_OUT), .MIDTH_M(B)) B0_REG(

**JOHNEOD REG_OUT), .SEL_M(BREG_OUT), .SEL_M(BREG_OUT), .SEL_M(BREG_OUT)

**JOHNEOD REG_OUT]

**JOHNEOD REG_OUT), .SEL_M(BREG_OUT), .SEL_M(BREG_OUT), .SEL_M(BREG_OUT)

**JOHNEOD REG_OUT), .SEL_M(BREG_OUT), .SEL_M(BREG_OUT), .SEL_M(CLK), .Out_mux(CERE_OUT)

**JOHNEOD REG_OUT)

**JOHNEOD REG_
```

```
generate for(i = 0; i < 36; i=i+1) begin
    buf M_buffer(M[i], M_REG_Out[i]);</pre>
mux_2 CarryIn_Sel_Mux2[].In0(OPMODE_REG_Out[5]), .lin1(CARRYIN), .SEL(CARRYINSEL), .Out(CYI_Reg_In)];
D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(1)) CYI_REG(
| .In(CYI_Reg_In), .SEL_M(CARRYINREG), .rstn_M(RSTCARRYIN), .clk_EN_M(CECARRYIN), .clk_M(CLK), .Out_mux(CYI_Reg_Out)
/ ^ muttpletter//
mux_4 (...\text{In0(18'\text{H000000})}, \text{In1(\text{13'\b0,M_REG_Out})}, \text{In2(P), \text{In3(\text{3'\b0,D[11:0], A[17:0],B[17:0]})}, \text{.SEL_Bus(OPMODE_REG_Out[1:0]), \text{.Out(X_Mux_Out)}}
   .In0(48'h000000), .In1(PCIN), .In2(P), .In3(C_REG_Out), .SEL_Bus(OPMODE_REG_Out[3:2]), .Out(Z_Mux_Out)
/*CYO register*/
D_FFlop_mux2 #(.RST_TYPE_M(RSTTYPE), .WIDTH_M(1)) CYO_REG(
    .In(CYO_Reg_In), .SEL_M(CARRYOUTREG), .rstn_M(RSTCARRYIN), .clk_EN_M(CECARRYIN), .clk_M(CLK), .Out_mux(CARRYOUT)
always @(*) begin
   case(OPMODE_REG_Out[6])
1'b0: Pre_Add_Sub_Out = D_REG_Out + B0_Reg_Out;
1'b1: Pre_Add_Sub_Out = D_REG_Out - B0_Reg_Out;
    always @(*) begin
          case(OPMODE_REG_Out[6])
           1'b0: Pre_Add_Sub_Out = D_REG_Out + B0_Reg_Out;
          1'b1: Pre_Add_Sub_Out = D_REG_Out - B0_Reg_Out;
     end
    always @(*) begin
          Multiplier Out = BCOUT * A1 Reg Out;
    end
    always @(*) begin
          case(OPMODE_REG_Out[7])
           1'b0: {CYO_Reg_In, Post_Add_Sub_Out} = Z_Mux_Out + X_Mux_Out + CYI_Reg_Out;
           1'b1: {CYO_Reg_In, Post_Add_Sub_Out} = Z_Mux_Out - (X_Mux_Out + CYI_Reg_Out);
    end
    always @(*) begin
          PCOUT = P;
           CARRYOUTF = CARRYOUT;
     endmodule
```

Testbench

```
initial begin

//Reset the system

//Reset the system

CEA_tb - 1; CEB_tb - 1; CEC_tb - 1; CECARRYIN_tb - 1; CED_tb - 1; CEDMODE_tb - 1; CED_tb - 1; /*Clock Enable Imput Ports*/

RSIA_tb - 1; RSIB_tb - 1; RSIC_tb - 1; RSIC_RRYIN_tb - 1; RSID_tb - 1; RSID_tb - 1; RSIDPMODE_tb - 1; RSIDP_tb - 1;

A_tb - 2; B_tb - 15; BCIN_tb - 55; D_tb - 78;

CARRYIN_tb - 1;

C_tb - 9;

OPPONDE_tb - 8hBd;

PCIN_tb - 15;

(Regedge CLC_tb);

RSIA_tb - 8; RSIB_tb - 8; RSIC_tb - 8; RSICARRYIN_tb - 8; RSID_tb - 8; RSIDPMODE_tb - 8; RSIDP_tb - 8;

//Output value is ignored

(Regedge CLC_tb);

A_tb - 1; B_tb - 42; BCIN_tb - 87; D_tb - 100;

//Output value is ignored

(Regedge CLC_tb);

A_tb - 1; B_tb - 42; BCIN_tb - 87; D_tb - 100;

//Output value is ignored

(Regedge CLC_tb);

A_tb - 1; B_tb - 42; BCIN_tb - 87; D_tb - 100;

//Output value is ignored

(Regedge CLC_tb);

A_tb - 1; B_tb - 42; BCIN_tb - 87; D_tb - 100;

//Output value is 13 gnored

(Regedge CLC_tb);

A_tb - 1; B_tb - 42; BCIN_tb - 87; D_tb - 100;

C_tb - 92;

OPPONDE_tb - 8hBd;

PCIN_tb - 115;

//Output value is 120

(Regedge CLC_tb);

A_tb - 16; B_tb - 42; BCIN_tb - 87; D_tb - 100;

C_tb - 92;

OPPONDE_tb - 8hAA;

PCIN_tb - 15;

//Output value is 14

(Regedge CLC_tb);

A_tb - 16; B_tb - 42; BCIN_tb - 87; D_tb - 100;

C_tb - 92;

OPPONDE_tb - 8hAA;

PCIN_tb - 15;

//Output value is 14

(Regedge CLC_tb);

A_tb - 1; B_tb - 42; BCIN_tb - 87; D_tb - 100;

C_tb - 92;

OPPONDE_tb - 8hAB;

PCIN_tb - 15;

//Output value is 14

(Regedge CLC_tb);

//Output value is 15


(Regedge CLC_tb);

//Output value is 10

(Regedge CLC_tb);

//Output val
```

Waveform




Wave - Default							20000								
<u>-</u>	Msgs														
♦ CLK_tb	1'h0														
 A	18'd10	2			11		3		11		10		11		
+	18'd11	0	2			11		3		11		10		11	
+	18'd3	0		2				11		3		11		10	11
 В	18'd42	15			42										
	18'd142	(0	63			58				142				58	
# B1_Reg_In_mux_2	. 18'd42	0	63			58				42		142		42	58
■- BCOUT	18'd58	0		63				58				42		142	42
 C	48'd920	92									920		92		
	48'd92	0	92									920		92	
⊪- ∳ D	18'd100	78			100										
- → D_REG_Out	18'd100	0	78			100									
+	36'd174	0		126				638		174		462		1420	462
 → M_REG_Out	36'd638	(0				126				638		174		462	147
■→ OPMODE_REG_Out	8'hb7	(00	6d							b7		aa		58	ed
ı+⊸ PCIN	48'd15	15							115		15				
CARRYINREG_tb	1'h1														
→ X_Mux_Out	48'd6871950295082	0				126				687	687	-68719	5029	0	142
+	48'd15	0	92							115	15	-68719	5029	-1	92
Post_Add_Sub_Out	-48'd6871950295068	0	93			219				-68	-68	-1		0	-13
 P	48'd219	0		93				219				-68719	5029	-1	[0
II -	48'd219	0		93				219				-68719	5029	-1	[0
CARRYOUT_tb	1'h0														
CARRYOUTF_tb	1'h0														
CARRYOUTREG_tb	1'h1														

1	Msgs														
◆ CLK_tb	1'h1														
∓- 4 A	18'd10	2			11	-	13		11	_	10		11		
+	18'd10	ō	12		-	111	$\overline{}$	3		111		10		111	
→ A1 Reg_Out	18'd11	ō		2				511		3		11		I 10	11
∓ - 4 > B	18'd42	15			42										
	18'd142	0	163			I 58				142				I 58	
	. 18'd142	0	63			I 58				42		142		42	1 58
+ - 4 BCOUT	18'd42	O		163				58				42		142	42
 	48'd920	92									920		92		
	48'd920	0	92									920		92	
+ - 4 > D	18'd 100	78			100										
→ D_REG_Out	18'd 100	(0	78			100									
 Multiplier_Out	36'd462	0		126				638		174		462		1420	. 46
∓- M_REG_Out	36'd174	(0				126				638		174		462	14
■ OPMODE_REG_Out	8'haa	(00	6d							b7		aa		I 58	(ec
∓ -	48'd15	15							115		15				
CARRYINREG_tb	1'h1											i			
	-48'd6871950295068	0				126				687	687	-68719	5029	0	14
→ Z_Mux_Out	-48'd6871950295068	0	92							115	15	-68719	5029	-1	92
🛨 🔷 Post_Add_Sub_Out	-48'd1	0	93			219				-68	-68	-1		10	-1
	-48'd6871950295068	0		93				219				-68719	5029	-1	.0
	-48'd6871950295068	0		93				219				-68719	5029	-1	.0
CARRYOUT_tb	1'h1														
CARRYOUTF_tb	1'h1														

E Spartan6_DSP48A1_Do_file.do 1 vlib work 2 3 vlog Spartan6_DSP48A1_tb.v Spartan6_DSP48A1.v mux_4.v mux_2.v D_FFlop.v D_FFlop_mux2.v 4 5 vsim -voptargs=+acc work.Sparatan6_DPS48A1_tb 6 7 add wave * 8 9 run -all 10

Elaboration


Schematic:





Message window




Synthesis










Implement









Constraint file

```
Spartam(DSPABAL) project > F Constraints bayos2xxc

## To use it in a project:

## To use it in a project:

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the lines corresponding to used pins

## - uncomment the project

## Clock signal

## Switches

## Switche
```