



The following is the spartan6 dsp48a1 with the internal signals used in the design labeled on it:




## QuestaSim Waveform Results (Using Default Values):

### Reset Test:




### High CLOCK Enable Operation Test:


### -Addition and Multiplication Operation:



### Z and X Multiplexers Operations, The Post adder, The carries and P Register Operations:



### Testing the Ports Clock Enables:



### The Elaborated Design Using Xilinx Vivado tool:

