

## QuestaSim Snippets: [Sequential FSM encoding]


# **Testing Reset Functionality:**




## Testing Read Operation: first hold read address



### After that read data in held read address:




# After that enable tx\_valid and Convert Parallel data in tx\_data to serial bits in MISO through 8 cycles:




## Held address data in mem.txt file: [1D]




# Another Hold Read Address case:



#### Another Read Data case:




The address 47 in mem.txt file does indeed hold the value "BB".




## Write Operation testing:


### Write Data in the Held Write Address:



# Hold Write Address Operation:



### Another Write Data in Held Write Address Test:



Xilinx Vivado Elaborated and Synthesized Designs schematics:

