



QuestaSim Snippets: [Sequential FSM encoding]


Testing Reset Functionality:




Testing Read Operation: first hold read address



After that read data in held read address:



After that enable tx\_valid and Convert Parallel data in tx\_data to serial bits in MISO through 8 cycles:



Held address data in mem.txt file: [1D]


mem.txt - Notepad

File Edit Format View Help


D8  
70  
C8  
03  
FC  
40  
28  
55  
A5  
DC  
75  
05  
D3  
FC  
45  
7D  
E2  
0F  
DA  
78  
D9  
99  
6E  
B9  
1D  
58  
B1  
DB  
1F

Ln 214, Col 3100%Windows (CRLF)UTF-8


Another Hold Read Address case:





## Another Read Data case:




The address 47 in mem.txt file does indeed hold the value “BB”.



### Write Data in the Held Write Address:



Another Write Data in Held Write Address Test:



Xilinx Vivado Elaborated and Synthesized Designs schematics:

