Truth Table


	INI	PUT			OUTPUT			
A[0] (MSB)	A[1] (LSB)	B[0] (MSB)	B[1] (LSB)	Comparison	Color	Red	Green	Blue
0	0	0	0	A=B	Yellow	1	1	0
0	0	0	1	A <b< td=""><td>Cyan</td><td>0</td><td>1</td><td>1</td></b<>	Cyan	0	1	1
0	0	1	0	A <b< td=""><td>Cyan</td><td>0</td><td>1</td><td>1</td></b<>	Cyan	0	1	1
0	0	1	1	A <b< td=""><td>Cyan</td><td>0</td><td>1</td><td>1</td></b<>	Cyan	0	1	1
0	1	0	0	A>B	Purple	1	0	1
0	1	0	1	A=B	Yellow	1	1	0
0	1	1	0	A <b< td=""><td>Cyan</td><td>0</td><td>1</td><td>1</td></b<>	Cyan	0	1	1
0	1	1	1	A <b< td=""><td>Cyan</td><td>0</td><td>1</td><td>1</td></b<>	Cyan	0	1	1
1	0	0	0	A>B	Purple	1	0	1
1	0	0	1	A>B	Purple	1	0	1
1	0	1	0	A=B	Yellow	1	1	0
1	0	1	1	A <b< td=""><td>Cyan</td><td>0</td><td>1</td><td>1</td></b<>	Cyan	0	1	1
1	1	0	0	A>B	Purple	1	0	1
1	1	0	1	A>B	Purple	1	0	1
1	1	1	0	A>B	Purple	1	0	1
1	1	1	1	A=B	Yellow	1	1	0

K-MAPS and Inferred Circuit:

For RED color:

	a(0) a(1) p(0) p(1)	00	01	11	10						
	00	1									
	01	1	1								
	11	1	1	1	1	-					
	10	1	1		1						
$ar{b}$	$ar{b}[0]ar{b}[1] + a[1]ar{b}[0] + a[0]ar{b}[0] + a[1]a[0] + a[0]b[0]ar{b}[1]$										

For GREEN color:



For BLUE color:

	बीठो बारो व्याज वारो	00	01	11	10	
	00		1	1	1	
	01	1		1	1	
	11	1	1		1	
	10	1	1	1		
$ar{b}[0]a[0]+b$	$[0]ar{a}[0]+ar{b}$	$[1]ar{a}[0]a[1]$	+a[0]a[1	$]ar{b}[1] + b[1]$	$]ar{b}[0]ar{a}[1]$ $+$	$+b[0]b[1]ar{a}[1]$

Circuit diagram from K-Maps:





Diagram inferred by Xilinx Vivado:



After testing of the SystemVerilog code in QuestaSim, and comparing it with the truth table above, the inferred circuit diagram is similar to the circuit diagrams from K-Maps.

Combinational Delay:

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
3 Path 1	00	3	2	3	a1	rgb_led_b	9.842	5.140	4.701	00	input port clo
¹₄ Path 2	00	3	2	3	a1	rgb_led_g	9.464	5.377	4.087	00	input port clo
Դ Path 3	00	3	2	3	a1	rgb_led_r	8.665	5.130	3.535	00	input port clo
Name	Slack ^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Danisinamant	c cl 1
		201013	Noutes	riigirranout	HOIII	10	Total Delay	Logic Delay	ivet belay	Requirement	Source Clock
¹₄ Path 4	00	3	2	3	b1	rgb_led_r	2.203	1.504	0.699	-∞	
Path 4 Path 5	00			-			,	,	,		input port clc

Maximum Combinational Delay is from a1 to rgb_led_b with 9.842s.

Resource Utilization:

25



2 out of 63400 LUTs and 7 out of 210 I/O were utilized.

Utilization (%)

50

100

SystemVerilog code of the circuit:

`timescale 1ns / 1ps

module rgb_module_code(input a0, input a1, input b0, input b1, output rgb_led_r, output rgb_led_b);

assign rgb_led_r = (b0 & ~b1) | (a1 & ~b0) | (a0 & ~b0) | (a1 & a0) | (a0 & b0 & ~b1);

assign rgb_led_g = (a0 & a1) | (a0 & b1) | (b0 & a0) | (b0 & b1) | (b0 & a0 & ~a1);

assign rgb_led_b = (b0 & a0) | (b0 & a0) | (b1 & \sim a0 & a1) | (a0 & a1 & \sim b1) | (b1 & \sim b0 & \sim a1) | (b0 & b1 & \sim a1);

endmodule