| Ali Tahir | 2023-EE-062 | Section B |




Fig. 2.14: Circuit to be implemented.

Truth Table:


	Input			Output	
	Α	b	С	X Y	
0		0	0	1	0
0		0	1	0	0
0		1	0	0	0
0		1	1	1	0
1		0	0	0	0
1		0	1	1	0
1		1	0	0	1
1		1	1	1	1

Maximum Combinational Delay



Path 1 has the most delay from c to x having 9.268s delay


Resource Utilization:



- **Logic Usage**: Only 1 LUT is used, with no registers, muxes, or memory elements.
- IO Usage: 4 I/O blocks are used out of 210 (1.9% utilization).

Schematic Comparison:

Implemented Design:



Synthesized Design:

