

Fig. 11-1 Keyboard Scan Matrix

M. Morris Mano & Charles R. Kime




Fig. 11-2 Hard Disk Format

M. Morris Mano & Charles R. Kime




Fig. 11-3 CRT Display

M. Morris Mano & Charles R. Kime





Fig. 11-4 Connection of I/O Devices to CPU

M. Morris Mano & Charles R. Kime



CS	RS1	RS0	Register selected
0 1 1 1	x 0 0 1 1	x 0 1 0	None: data bus in high-impedance state Port A register Port B register Control register Status register

^{© 2001} Prentice Hall, Inc.

Fig. 11-5 Example of I/O Interface Unit

M. Morris Mano & Charles R. Kime




Fig. 11-6 Asynchronous Transfer Using Strobing

11-6

M. Morris Mano & Charles R. Kime




Fig. 11-7 Asynchronous Transfer Using Handshaking

M. Morris Mano & Charles R. Kime




Fig. 11-8 Format of Asynchronous Serial Transfer of Data

M. Morris Mano & Charles R. Kime




Fig. 11-9 Keyboard Controller and Interface

M. Morris Mano & Charles R. Kime




Fig. 11-10 I/O Device Connection Using the Universal Serial Bus (USB)

M. Morris Mano & Charles R. Kime




Fig. 11-11 Non-Return to Zero Inverted Data Representation

M. Morris Mano & Charles R. Kime

SYNC PID Packet Specific Data CRC EOI

(a) General packet format

SYNC 8 bits	Type 4 bits 1001	Check 4 bits 0110	Device Address 7 bits	Endpoint Address 4 bits	CRC	EOP	
----------------	------------------------	-------------------------	-----------------------------	-------------------------------	-----	-----	--

(b) Output packet

SYNC 8 bits	Type 4 bits 1100	Check 4 bits 0011	Data (Up to 1024 bytes)	CRC	EOP	
----------------	------------------------	-------------------------	----------------------------	-----	-----	--

(c) Data packet (Data0 type)

SYNC 8 bits	Type 4 bits 0100	Check 4 bits 1011	EOP
----------------	------------------------	-------------------------	-----

(d) Handshake packet (Acknowledge type)

Fig.11-12 USB Packet Formats

© 2001 Prentice Hall, Inc.

M. Morris Mano & Charles R. Kime




Fig. 11-13 Data Transfer from I/O Device to CPU

M. Morris Mano & Charles R. Kime




Fig. 11-14 Flowchart for CPU Program to Input Data

M. Morris Mano & Charles R. Kime




Fig. 11-15 Daisy Chain Priority Interrupt

M. Morris Mano & Charles R. Kime




Fig. 11-16 One Stage of the Daisy Chain Priority Arrangement

M. Morris Mano & Charles R. Kime





Fig. 11-17 Parallel Priority Interrupt Hardware

M. Morris Mano & Charles R. Kime



M. Morris Mano & Charles R. Kime




Fig. 11-19 Block Diagram of a DMA Controller

M. Morris Mano & Charles R. Kime




Fig. 11-20 DMA Transfer in a Computer System

^{© 2001} Prentice Hall, Inc.

M. Morris Mano & Charles R. Kime





Fig. 11-21 Block Diagram of a Computer with I/O Processor

M. Morris Mano & Charles R. Kime



© 2001 Prentice Hall, Inc.

M. Morris Mano & Charles R. Kime

Fig. 11-22 CPU-IOP Communication