{"payload":{"header_redesign_enabled":false,"results":[{"id":"661897042","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"AliAtaollahi/Computer-Architecture-Course-Projects","hl_trunc_description":"Sngle-cycle, Multi-cycle and Pipeline MIPS implementations; Spring 2022","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":661897042,"name":"Computer-Architecture-Course-Projects","owner_id":101819169,"owner_login":"AliAtaollahi","updated_at":"2023-07-03T23:56:54.000Z","has_issues":true}},"sponsorable":false,"topics":["mips","mips-assembly","hardware-designs","hdl","instruction-set-simulator","cpu-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAliAtaollahi%252FComputer-Architecture-Course-Projects%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/AliAtaollahi/Computer-Architecture-Course-Projects/star":{"post":"mLC2z4VxlZlo_Q8o8tAK7-60f7dI3LTJucnq79_ore8TaEmc1vimnQieKr0uoxcX-1jHIq2yku-C47xXzpJLsg"},"/AliAtaollahi/Computer-Architecture-Course-Projects/unstar":{"post":"CntIQJUAJ1McLeR0Lw_ZPKrh9N77HO3Uj0q9JwcPFDvFIHv7GYSgEXgTlz4h4cQJRxH1E8zxVqLUb7wfEOWj9Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"U_eKjc-kN2jWcYfsAfsQQ136Hq21r1YLT2nD_Hv9_1oyzEDqRTFLrYZ5i8xl_bArPHA2WI0gGVKmRgt23qL1wQ"}}},"title":"Repository search results"}