




1) Switch level show NAND






nmos#(3,5,7) pmos#(4,7,9)

a) NAND: \Rightarrow D0 NOT \Rightarrow D0

b) NAND¹ To 1 $\rightarrow \max(4, 2 \times 7) = 14$
 $ab: 11 \rightarrow 01$
 To 0 $\rightarrow \max(2 \times 5, 9) = 10$
 $ab: 00 \rightarrow 11$



NOT To 1 $\rightarrow \max(7, 4) = 7$
 $a: 1 \rightarrow 0$
 To 0 $\rightarrow \max(3, 9) = 9$
 $a: 0 \rightarrow 1$




c) ...

e) there's no difference (in first of time period output is 2 (in Systemverilog) because of nmos and pmos still doesn't conduct but that's not necessary

2) Switch level:

NAND gate with ctrl



NOT gate with ctrl



a) NAND $\sim \sim$ ctrl

NOT $\sim \sim$ ctrl

NAND: if 1 nmos#(3,5,7) pmos#(4,7,9)

NOT: if 1 2,7
 To 1: $\max(3, 9+4) = 14$
 $ctrl: 11 \rightarrow 01$

b) To 1: $\max(3 \times 7, 2 \times 4) = 21$

To 0: $\max(2 \times 3, 2 \times 9) = 18$
 $ctrl: 01 \rightarrow 11$

$ab: 11 \rightarrow 01$

To 0: $\max(2 \times 9, 3 \times 5) = 18$

$ab: 00 \rightarrow 11$


To 2: $\max(7, 7+9) = 16$

To 2: $\max(3+7, 7+9) = 16$


$ctrl: 02 \rightarrow 00$

$ab: 01 \rightarrow 00$

810 199461




NAND-ctrl




e) there is no difference (like question 1)

2) $w = \bar{d} \cdot \bar{c} + d \cdot (a \cdot b) \xrightarrow{\text{double negation}} \bar{d} \cdot \bar{c} + d \cdot (a \cdot b)$

a) use NOT and NAND



nand # (14, 10) not # (7, 9)




c) ooo

e) same as 2

d) in initial of ww it's z because it spends time to get zero value, In system verilog to 1 is 31' and to 0 is 33 but here 33

820199461

nandif1#(21,18,16) notif1#(21,18,16)




b) To 1: abcd: 1111 → 1100

$$14 + 14 = 28$$

but in verilog it's 27

To 0: abcd: 1100 → 1101

$$16 + 18 = 34$$



in system verilog it's 27

c) ...

d) To 1 in hand calculate is 28 but in system verilog is 27

$$w = \overline{d} \cdot \overline{c} + d \cdot (\overline{a} + \overline{b})$$

nmos # (3,5,7) pmos # (4,7,9)


5)

b) To 1: abcd: 1101 → 1100

$$\max(3 \times 7, 4) = 27$$

To 0: abcd: 1100 → 1110

$$\max(2 \times 9, 3 \times 3) = 18$$




c) ...

d) There is no difference

870199761

6) a) B



b)

we consider system level delays

c) ~~find~~ timing:

Circuits part 3 ^③ # (31, 34) part 4 ^② # (28, 34) part 5 ^① # (21, 28) ^①

circuits part 5 has best (lowest) delays

number of transistors: ~ part 3: $2 \times 2 + 4 \times 4 = 20$ ^②

part 4: $2 \times 6 + 8 = 20$ ^③ → order by lowest

part 5: $6 + 6 = 12$ ^① power consumption

part 5 has lowest power consumption because has less transistors and less ~~power~~ direct path between vdd and gnd (supply 1 and 0). after that part 4 is considered. because has less gates and direct path between supply 1 and 0

explain: I look to number of gates because in each gate we have one direct conduct path between gnd and vdd. and there a ~~momentary~~ momentary power consumption

part 5 has one direct conduct path between gnd and vdd and ~~because~~ because of that has lowest power consumption. but part 4 has more gates and direct path and placed in 2 rank. after that ~~part 3~~ part 3 has most power consumption because when d is 1 and we have static power consumption not ~~momentary~~ like part 3 and 4. because has more gates