


1:



Code:

```
`timescale 1ns/1ns
module MOORE10110 (input clk,rst,j,output w);
    logic [2:0] ns,ps;
    parameter [2:0] A=3'b000,B=3'b001,C=3'b010,D=3'b011,E=3'b100,F=3'b101;
    always@(ps,j) begin
        ns=3'b000;
        case(ps)
            A: ns= j ? B : A;
            B: ns= j ? B : C;
            C: ns= j ? D : A;
            D: ns= j ? E : C;
            E: ns= j ? B : F;
            F: ns= j ? D : A;
            default: ns=A;
        endcase
    end
    assign w= (ps==F) ? 1'b1 : 1'b0;
    always@(posedge clk,posedge rst)begin
        if(rst)
            ps<=A;
        else
            ps<=ns;
        end
    end
endmodule
```

Tb:

```
`timescale 1ns/1ns
module CA5_E1_TB_1 ();
    logic clock=0,jj=0,reset=0;
    wire ww1,ww2;
    MOORE10110 xx(clock,reset,jj,ww1);
    E1_QQ xxx(clock,reset,jj,ww2);
    always #50 clock=~clock ;
    initial begin
        #90 jj=0;
        #100 jj=0;
        #100 jj=1;
        #100 jj=1;
        #100 jj=0;
        #100 jj=1;
        #100 jj=1;
        #100 jj=0;
        #100 jj=0;
        #100 jj=1;
        #100 jj=1;
        #40 reset=1;
        #40 reset=0;
        #20 jj=0;
        #100 jj=1;
        #100 jj=1;
        #100 jj=0;
        #100 jj=0;
        #100 jj=0;
        #200 $stop;
    end
endmodule
```

Chip Planner - C:/apps/lesson/QuartusPrime/New folder/E1_QQ - E1_QQ

File Edit View Tools Window Help

Report

Report not available

Coordinate: (9, 22)

Editing Mode: ECO - EP4CGX15BF14A7

Device Properties

Selected elements:

General

Device
Family
Device Extents
LEs
Total I/Os
GPIOs
GXB Transmitter Channel PMA
GXB Receiver Channel PMA
PCIe Hard IP Blocks
Memory Bits
Embedded multiplier 9-bit elements
PLLs
Global Clocks

Tasks

Generate Clock
Toggle Background
Report Resource
Report Compilation
Mark Selection
Core Reports
Report High-Level
Report Routing
Rapid Recompile
Show Change
Show Change
Show Change
Clock Reports
Report Used
Report Spine
Report Clock

Block utilization: 0 of 32
Resource Count: 1

Console

Console History

Timing

Located Objects

Type here to search

Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder/E1_QQ - E1_QQ

File Edit View Project Assignments Processing Tools Window Help

E1_QQ

53°F 7:06 AM 12/26/2021

Project Navigator

Entity/Instance

Cyclone IV GX: EP4CGX15BF14A7

E1_QQ

Table of Contents

Flow Summary
Flow Settings
Flow Non-Default Global Settings
Flow Elapsed Time
Flow OS Summary
Flow Log
Analysis & Synthesis
Filter
Assembler
Timing Analyzer
Summary
Parallel Compilation
Clocks
Slow 1200mV 125C Model
Slow 1200mV -40C Model
Fast 1200mV -40C Model
Multicorner Timing Analysis
Advanced I/O Timing
Clock Transfers
Report TCCS
Report RSKM
Unconstrained Paths
Messages
EDA Netlist Writer
EDA Netlist Messages
Flow Suppressed Messages

Compilation Report - E1_QQ

Clocks

<<Filter>>

Clock Name	Type	Period	Frequency	Rise	Fall	Duty Cycle	Divide by	Multiply by	Phase	Offset	Edge List	Edge Shift	Inverted	Master	Source
clk	Base	1.000	1000.0 MHz	0.000	0.500										

All

<<Filter>>

Find...

Find Next

Type

ID

Message

18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value.

Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning

System

Processing (129)

Type here to search

Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder/E1_QQ - E1_QQ

File Edit View Project Assignments Processing Tools Window Help

E1_QQ

100% 00:00:01 7:04 AM 12/26/2021

Project Navigator

Entity/Instance

Cyclone IV GX: EP4CGX15BF14A7

E1_QQ

Table of Contents

Flow Summary
Flow Settings
Flow Non-Default Global Settings
Flow Elapsed Time
Flow OS Summary
Flow Log
Analysis & Synthesis
Filter
Assembler
Timing Analyzer
Summary
Parallel Compilation
Clocks
Slow 1200mV 125C Model
Slow 1200mV -40C Model
Fast 1200mV -40C Model
Multicorner Timing Analysis
Advanced I/O Timing
Clock Transfers
Report TCCS
Report RSKM
Unconstrained Paths
Messages
EDA Netlist Writer
EDA Netlist Messages
Flow Suppressed Messages

Compilation Report - E1_QQ

Parallel Compilation

<<Filter>>

Processors	Number
Number detected on machine	8
Maximum allowed	4
Average used	1.00
Maximum used	4
Usage by Processor	% Time Used
Processor 1	100.0%
Processors 2-4	0.1%

All

<<Filter>>

Find...

Find Next

Type

ID

Message

18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value.

Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning

System

Processing (129)



Type here to search


Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder/E1_QQ - E1_QQ

File Edit View Project Assignments Processing Tools Window Help


E1_QQ

100% 00:00:01 7:04 AM 12/26/2021





2:





TB:

```
`timescale 1ns/1ns
module CA5_E2_TB ();
    logic clock=0,cnt=1,en=1,reset=0;
    wire ccoo;
    wire[7:0] ww;
    E2_QQ xxxx(ccoo,clock,en,cnt,reset,ww);
    always #10 clock=~clock ;
    initial begin
        #5000 cnt=1;
    end
endmodule
```

```
#5000 cnt=0;
#5000 cnt=1;
#5000 reset=1;
#5000 reset=0;
#10000 $stop;

end
endmodule
```



Chip Planner - C:/apps/lesson/QuartusPrime/New folder (2)/E2_QQ - E2_QQ

File Edit View Tools Window Help

Report

Report not available

Coordinate: (16, 25)

Editing Mode: ECO - EP4CGX15BF14A7

Device Properties

Selected elements:

General

Device
Family
Device Extents
LES
Total I/Os
GPIOs
GX8 Transmitter Channel PMA
GX8 Receiver Channel PMA
PCIe Hard IP Blocks
Memory Bits
Embedded multiplier 9-bit elements
PLLs
Global Clocks

Tasks

Generate Clock

Toggle Background

Report Resource

Report Compilation

Mark Selection

Core Reports

Report High-Speed

Report Routing

Rapid Reconfigure

Show Change

Show Change

Show Change

Clock Reports

Report Used

Report Spine

Report Clock

Block utilization: 0 of 32
Resource Count: 1

Timing

Located Objects

Console

Console History

Type here to search

Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder (2)/E2_QQ - E2_QQ

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Entity/Instance

Cyclone IV GX: EP4CGX15BF14A7

E2_QQ

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Settling

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

Summary

Parallel Compilation

Clocks

Advanced I/O Timing

Clock Transfers

Report TCCS

Report RSKM

Unconstrained

Messages

EDA Netlist Writer

Flow Messages

Flow Suppressed

Compilers

Clocks

Clock Name Type Period Frequency

1 CLK Base 1.000 1000.0 MHz

RTL Viewer - C:/apps/lesson/QuartusPrime/New folder (2)/E2_QQ - E2_QQ

File Edit View Tools Window Help

Netlist Navigator

E2_QQ

Instances

COUNTERinst

Instances

lpm_counter:LPM_COUNTER

Instances

cntn_lgtauto_generated

Instances

cntn_lgtauto_generated

Ports

Input

Output

Ports

Output

Messages

Type ID Message

18236 Number of processors has not been specified which may cause overloading on shared

Quartus Prime Netlist Writers Preprocess was successful. 0 errors, 1 warning

System

Processing (137)

File Home Share View Picture Tools

7 Items 1 item selected 5.93 MB

Name

Date modified

Type

Size

New Bitmap Image - Copy (2).bmp

12/26/2021 8:15 AM

BMP File

6,076 KB

New Bitmap Image - Copy (3).bmp

12/26/2021 8:16 AM

BMP File

6,076 KB

New Bitmap Image - Copy (4).bmp

12/26/2021 8:16 AM

BMP File

6,076 KB

New Bitmap Image - Copy (5).bmp

12/26/2021 8:14 AM

BMP File

0 KB

New Bitmap Image - Copy (6).bmp

12/26/2021 8:14 AM

BMP File

0 KB

New Bitmap Image - Copy (7).bmp

12/26/2021 8:15 AM

BMP File

6,076 KB

New Bitmap Image - Copy (8).bmp

12/26/2021 8:14 AM

BMP File

6,076 KB

Type here to search

Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder (2)/E2_QQ - E2_QQ

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Entity/Instance

Cyclone IV GX: EP4CGX15BF14A7

E2_QQ

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Settling

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

Summary

Parallel Compilation

Clocks

Advanced I/O Timing

Clock Transfers

Report TCCS

Report RSKM

Unconstrained

Messages

EDA Netlist Writer

Flow Messages

Flow Suppressed

Compilers

Clocks

Clock Name Type Period Frequency

1 CLK Base 1.000 1000.0 MHz

RTL Viewer - C:/apps/lesson/QuartusPrime/New folder (2)/E2_QQ - E2_QQ

File Edit View Tools Window Help

Netlist Navigator

E2_QQ

Instances

COUNTERinst

Instances

lpm_counter:LPM_COUNTER

Instances

cntn_lgtauto_generated

Instances

cntn_lgtauto_generated

Ports

Input

Output

Ports

Output

Messages

Type ID Message

18236 Number of processors has not been specified which may cause overloading on shared

Quartus Prime Netlist Writers Preprocess was successful. 0 errors, 1 warning

System

Processing (137)

File Home Share View Picture Tools

7 Items 1 item selected 5.93 MB

Name

Date modified

Type

Size

New Bitmap Image - Copy (2).bmp

12/26/2021 8:15 AM

BMP File

6,076 KB

New Bitmap Image - Copy (3).bmp

12/26/2021 8:16 AM

BMP File

6,076 KB

New Bitmap Image - Copy (4).bmp

12/26/2021 8:16 AM

BMP File

6,076 KB

New Bitmap Image - Copy (5).bmp

12/26/2021 8:14 AM

BMP File

0 KB

New Bitmap Image - Copy (6).bmp

12/26/2021 8:14 AM

BMP File

0 KB

New Bitmap Image - Copy (7).bmp

12/26/2021 8:15 AM

BMP File


6,076 KB

New Bitmap Image - Copy (8).bmp

12/26/2021 8:14 AM

BMP File

6,076 KB



Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder (2)/E2_QQ - E2_QQ

File Edit View Project Assignments Processing Tools Window Help

E2_QQ

Project Navigator Hierarchy

EntityInstance

Cyclone IV GX: EP4CGX15BF14A7

E2_QQ

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Sett...

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthe...

Fitter

Assembler

Timing Analyzer

Summary

Parallel Compil...

Clocks

Slow 1200mV 1

Slow 1200mV -

Fast 1200mV -

Multicorner Tim...

Advanced I/O T...

Clock Transfers

Report TCCS

Report RSKM

Unconstrained

Messages

EDA Netlist Writer

Flow Messages

Flow Suppressed

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate programmin...

Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Programmer)

Messages

Type ID Message

18236 Number of processors has not been specified which may cause overloading on shared

Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning

System Processing (137)

7 items 1 item selected 5.93 MB

Manage E2

File Home Share View Picture Tools

Quick access

Desktop

Downloads

Documents

Name

Date modified

Type

Size

New Bitmap Image - Copy (2).bmp

12/26/2021 8:15 AM

BMP File

6,076 KB

New Bitmap Image - Copy (3).bmp

12/26/2021 8:14 AM

BMP File

0 KB

New Bitmap Image - Copy (4).bmp

12/26/2021 8:14 AM

BMP File

0 KB

ge - Copy (5).bmp

12/26/2021 8:14 AM

BMP File

0 KB

ge - Copy (6).bmp

12/26/2021 8:14 AM

BMP File

0 KB

ge - Copy.bmp

12/26/2021 8:15 AM

BMP File

6,076 KB

ge.bmp

12/26/2021 8:14 AM

BMP File

6,076 KB

Page: 1 of 1

100% 00:00:01

53°F 8:16 AM 12/26/2021

Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder (2)/E2_QQ - E2_QQ

File Edit View Project Assignments Processing Tools Window Help

E2_QQ

Project Navigator Hierarchy

EntityInstance

Cyclone IV GX: EP4CGX15BF14A7

E2_QQ

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Sett...

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthe...

Fitter

Assembler

Timing Analyzer

Summary

Parallel Compil...

Clocks

Slow 1200mV 1

Slow 1200mV -

Fast 1200mV -

Multicorner Tim...

Advanced I/O T...

Clock Transfers

Report TCCS

Report RSKM

Unconstrained

Messages

EDA Netlist Writer

Flow Messages

Flow Suppressed

Compilation Report - E2_QQ

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Processors and Peripherals

University Program

Search for Partner IP

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate programmin...

Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Programmer)

Messages

Type ID Message

18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate va

Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning

System Processing (137)

350,132 100% 00:00:01

53°F 8:15 AM 12/26/2021

Compilation Report - E2_QQ

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Sett...

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthe...

Fitter

Assembler

Timing Analyzer

Summary

Parallel Compil...

Clocks

Slow 1200mV 1

Slow 1200mV -

Fast 1200mV -

Multicorner Tim...

Advanced I/O T...

Clock Transfers

Report TCCS

Report RSKM

Unconstrained

Messages

EDA Netlist Writer

Flow Messages

Flow Suppressed

Clock Name

Type

Period

Frequency

Rise

Fall

Duty Cycle

Divide by

Multiply by

Phase

Offset

Edge List

Edge

1

CLK

Base

1,000

1000.0 MHz

0.000

0.500

RTL Viewer - C:/apps/lesson/QuartusPrime/New folder (2)/E2_QQ - E2_QQ

File Edit View Tools Window Help

E2_QQ:1

Netlist Navigator

E2_QQ

COUNTERInst

lpm_counterLPM_COUNTER_component

aclr

1'h0 aload

1'h0 aset

1'h1 cin

clk_en

clock

cnt_en

8'h0 data[7:0]

1'h0 sclr

1'h0 load

1'h0 sset

1'h1 updown

cout

q[7:0]

q[7:0]

ARESET

EN

CLK

IO

cout

CO

W[7:0]

100% 00:00:01

ModelSim - INTEL FPGA STARTER EDITION 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

ColumnLayout Default

Search:

sim - Default

Instance

Design unit

Design unit

CA5_E2_TB

CA5_E2_TB

Module

CA5_E2_TB

Module

CA5_E2_TB

Process

CA5_E2_TB

Process

CA5_E2_TB

Process

std

std

VPackage

#vsm_capacity#

Capacity

Objects

Name

Value

Kind

Mode

ww

0000...

Net

Internal

reset

0

Reg...

Internal

en

1

Reg...

Internal

cnt

1

Reg...

Internal

clock

0

Reg...

Internal

ccoo

Std

Net

Internal

Wave - Default

Msgs

/CA5_E2_TB/ww

0000 10 10

/CA5_E2_TB/reset

0

/CA5_E2_TB/en

1

/CA5_E2_TB/cnt

1

/CA5_E2_TB/clock

0

/CA5_E2_TB/ccoo

Std

Now

35000000 ps

Cursor 1

208311 ps

0 ps to 897104 ps

Project: CA5_E2


Now: 35 us Delta: 0

/CA5_E2_TB/reset

0 ps to 897104 ps

53°F 8:14 AM 12/26/2021

3:



TB:

```
`timescale 1ns/1ns
module CA5_E3_TB ();
    logic serInn=1,clk=1,reset=0;
    wire serout;
    wire[7:0] ww;
    E3_QQ xxxxx(serout,serInn,clk,reset,ww);
    always #10 clk=~clk ;
    initial begin
        #4490 reset=0;
        #250 reset=1;
        #250 reset=0;
        #20 serInn=1;
        #20 serInn=0;
        #20 serInn=1;
        #20 serInn=1;
        #20 serInn=0;
        #10000 $stop;
    end
endmodule
```


Chip Planner - C:/apps/lesson/QuartusPrime/New folder (3)/E3_QQ - E3_QQ

File Edit View Tools Window Help

Report

Report not available

Coordinate:

Editing Mode: ECO - EP4CGX15BF14A7

Device Properties

Selected elements:

General

Device

Family

Device Extents

LES

Total I/Os

GPIOs

GXB Transmitter Channel PMA

GXB Receiver Channel PMA

PCIe Hard IP Blocks

Memory Bits

Embedded multiplier 9-bit elements

PLLs

Global Clocks

Tasks

Generate Clock

Toggle Background

Report Resource

Report Compilation

Mark Selection

Core Reports

Report High-S

Report Routin

Rapid Recompile

Show Change

Show Change

Show Change

Clock Reports

Report Used C

Report Spine

Report Clock

Console

Console History

Timing

Located Objects

Type here to search

53°F Sunny

8:58 AM

12/26/2021

Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder (3)/E3_QQ - E3_QQ

File Edit View Project Assignments Processing Tools Window Help

Project Hierarchy

MOOREv

Compilation Report - E3_QQ

RTL Viewer

State Machine Viewer

File Edit View Tools Window Help

State Machine: [E3_QQ]MOORE10110inst2[ps]

State Machine Diagram

State Table

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate programming)

Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Programmer)

Messages

System Processing (146)

File Home Share View

Picture Tools

Manage E3

This PC Desktop University CA5 E3

Search E3

Quick access

Desktop

Downloads

Documents

Table of Files

State Machine Diagram showing states A, B, C, D, E, and F with transitions.

State Table:

	Source State	Destination State	Condition
1	A	B	(i)
2	A	A	(ij)
3	B	C	(ij)
4	B	B	(i)
5	C	D	(i)

Transitions: A to B (i), A to A (ij), B to C (ij), B to B (i), C to D (i)

Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder (3)/E3_QQ - E3_QQ

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

EntityInstance

Cyclone IV GX: EP4CGX15BF14A7

E3_QQ

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate programming file)

Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Programmer)

Messages

Type ID Message

18236 Number of processors has not been specified which may cause overloading on shared

Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning

System Processing (141)

File Home Share View Picture Tools

Search altera.com

Page: 1 of 1

100% 00:00:01

RTL Viewer

C:/apps/lesson/QuartusPrime/New folder (3)/E3_QQ - E3_QQ

File Edit View Tools Window Help

Netlist Navigator

E3_QQ

Instances

COUNTERinst

MOORE10110inst2

Primitives

Ports

MOORE10110inst2

ps

clk

en

reset

1'h1

0

1

w

Quartus Prime Lite Edition - C:/apps/lesson/QuartusPrime/New folder (3)/E3_QQ - E3_QQ

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

EntityInstance

Cyclone IV GX: EP4CGX15BF14A7

E3_QQ

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate programming file)

Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Programmer)

Messages

Type ID Message

Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning

293000 Quartus Prime Full Compilation was successful. 0 errors, 16 warnings

System Processing (136)

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

860,69 100% 00:00:17

E3_QQ.bdf

Parameter Value Type

A 000 Unsigned Binan

B 001 Unsigned Binan

C 010 Unsigned Binan

D 011 Unsigned Binan

E 100 Unsigned Binan

F 101 Unsigned Binan

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Processors and Peripherals

University Program

Search for Partner IP

clk

resel

serlr

MOORE1011

COUNT1

clk

rst

er

inst

AND2

OUTPUT

serOu

OUTPUT

w17_01