

```
module nand_ (input a,b,output w1);

wire y;

supply1 Vdd;

supply0 Gnd;

pmos #(4,7,9) T1(w1,Vdd,a);

pmos #(4,7,9) T2(w1,Vdd,b);

nmos #(3,5,7) T3(y,Gnd,a);


nmos #(3,5,7) T4(w1,y,b);


endmodule

module not_ (input c,output w2);

supply1 Vdd;
```

```
supply0 Gnd;
       pmos #(4,7,9) T5(w2,Vdd,c);
       nmos #(3,5,7) T6(w2,Gnd,c);
endmodule
TESTBENCH:::::;
`timescale 1ns/1ns
module nand_not_TB ();
       logic aa=0,bb=0,cc=0;
       wire ww1,ww2;
       nand_ NANDC(aa,bb,ww1);
       not_ NOTC(cc,ww2);
       initial begin
       #110 aa=1;bb=1;cc=1;
       #90 aa=0;cc=0;
       #50 $stop;
       end
endmodule
module make_sure_nand_not_TB ();
       logic aa=1,bb=1,cc=1;
       wire ww1,ww2;
       nand_ NANDC(aa,bb,ww1);
       not_ NOTC(cc,ww2);
       always #1000 aa=~aa;
       always #1500 bb=~bb;
       always #2000 cc=~cc;
       initial begin
       #100000 $stop;
       end
endmodule
```





`timescale 1ns/1ns

module not\_ctrl\_ (input c,EN1,output w1);

wire i1,i2,i3;

supply1 Vdd;

```
pmos #(4,7,9) T1(i2,Vdd,c);
       pmos #(4,7,9) T2(w1,i2,i1);
       pmos #(4,7,9) T3(i1,Vdd,EN1);
       nmos #(3,5,7) T4(i1,Gnd,EN1);
       nmos #(3,5,7) T5(w1,i3,EN1);
       nmos #(3,5,7) T6(i3,Gnd,c);
endmodule
module nand_ctrl_ (input a,b,EN2,output w2);
       wire j1,j2,j3,j4;
       supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T1(j3,Vdd,a);
       pmos #(4,7,9) T2(j3,Vdd,b);
       pmos #(4,7,9) T3(w2,j3,j4);
       pmos #(4,7,9) T4(j4,Vdd,EN2);
       nmos #(3,5,7) T5(j4,Gnd,EN2);
       nmos #(3,5,7) T6(w2,j2,EN2);
       nmos #(3,5,7) T7(j2,j1,b);
       nmos #(3,5,7) T8(j1,Gnd,a);
endmodule
TESTBENCH:::::;
`timescale 1ns/1ns
module nand_not_ctrl_TB ();
       logic aa=1,bb=1,cc=0,EN1=1,EN2=1;
       wire ww1,ww2;
       nand_ctrl_ NOTC(aa,bb,EN2,ww2);
       not_ctrl_ NONDC(cc,EN1,ww1);
       initial begin
       #100 aa=0;cc=1;
       #50 bb=0;
       #50 aa=1;bb=1;cc=0;
       #50 aa=0;bb=0;
       #50 EN2=0;EN1=0;
       #100 $stop;
```

supply0 Gnd;

```
end
```

```
endmodule

module make_sure_nand_not_ctrl_TB ();

logic aa=1,bb=1,cc=1,EN1=1,EN2=1;

wire ww1,ww2;

nand_ctrl_ NNANDC(aa,bb,EN2,ww1);

not_ctrl_ NNTC(cc,EN1,ww2);

always #1000 aa=~aa;

always #1500 bb=~bb;

always #2000 cc=~cc;

always #2500 EN1=~EN1;


always #3000 EN2=~EN2;

initial begin

#1000000 $stop;
```

endmodule

end




```
`timescale 1ns/1ns
module nand_ (input a,b,output w1);
       wire y;
       supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T1(w1,Vdd,a);
       pmos #(4,7,9) T2(w1,Vdd,b);
       nmos #(3,5,7) T3(y,Gnd,a);
       nmos #(3,5,7) T4(w1,y,b);
endmodule
module not_ (input c,output w2);
       supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T5(w2,Vdd,c);
       nmos #(3,5,7) T6(w2,Gnd,c);
endmodule
module with_nand_not (input a,b,c,d,output w);
       wire i,j,k,l,m;
       not_ n1(c,i);
       not_ n2(d,j);
       nand_ na1(i,j,k);
       nand_ na2(l,d,m);
       nand_ na3(a,b,l);
       nand_ na4(k,m,w);
endmodule
TESTBENCH:::::;
`timescale 1ns/1ns
module nand_ (input a,b,output w1);
       wire y;
       supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T1(w1,Vdd,a);
       pmos #(4,7,9) T2(w1,Vdd,b);
       nmos #(3,5,7) T3(y,Gnd,a);
       nmos #(3,5,7) T4(w1,y,b);
endmodule
```

```
module not_ (input c,output w2);
    supply1 Vdd;
    supply0 Gnd;
    pmos #(4,7,9) T5(w2,Vdd,c);
    nmos #(3,5,7) T6(w2,Gnd,c);
endmodule

module with_nand_not (input a,b,c,d,output w);
    wire i,j,k,l,m;
    not_ n1(c,i);
    not_ n2(d,j);
    nand_ na1(i,j,k);
    nand_ na2(l,d,m);
    nand_ na3(a,b,l);
    nand_ na4(k,m,w);
```

## endmodule



```
`timescale 1ns/1ns

module not_ctrl_ (input c,EN1,output w1);


wire i1,i2,i3;

supply1 Vdd;

supply0 Gnd;
```

```
pmos #(4,7,9) T1(i2,Vdd,c);
       pmos #(4,7,9) T2(w1,i2,i1);
       pmos #(4,7,9) T3(i1,Vdd,EN1);
       nmos #(3,5,7) T4(i1,Gnd,EN1);
       nmos #(3,5,7) T5(w1,i3,EN1);
       nmos #(3,5,7) T6(i3,Gnd,c);
endmodule
module nand_ctrl_ (input a,b,EN2,output w2);
       wire j1,j2,j3,j4;
       supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T1(j3,Vdd,a);
       pmos #(4,7,9) T2(j3,Vdd,b);
       pmos #(4,7,9) T3(w2,j3,j4);
       pmos #(4,7,9) T4(j4,Vdd,EN2);
       nmos #(3,5,7) T5(j4,Gnd,EN2);
       nmos #(3,5,7) T6(w2,j2,EN2);
       nmos #(3,5,7) T7(j2,j1,b);
       nmos #(3,5,7) T8(j1,Gnd,a);
endmodule
module with_nnc (input a,b,c,d,output w);
       wire i;
       supply1 Vdd;
       not_ctrl_ not1(d,Vdd,i);
       not_ctrl_ not2(c,i,w);
       nand_ctrl_ nand1(a,b,d,w);
endmodule
TESTBENCH:::::;
`timescale 1ns/1ns
module with_nnc_TB();
       logic aa=1,bb=1,cc=1,dd=1;
       wire ww;
       with_nnc WNNC(aa,bb,cc,dd,ww);
```

```
initial begin
       #100 dd=0;cc=0;
       #100 dd=1;
       #200 $stop;
       end
endmodule
module make_sure_with_nnc_TB ();
       logic aa=1,bb=1,cc=1,dd=1;
       wire ww;
       with_nnc WWNC(aa,bb,cc,dd,ww);
       always #1000 aa=~aa;
       always #1500 bb=~bb;
       always #2000 cc=~cc;
       always #2500 dd=~dd;
       initial begin
       #100000 $stop;
       end
endmodule
```




`timescale 1ns/1ns
module nn\_complex (input a,b,c,d,output w);
wire i,j,k,l,m;

```
supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T1(k,Vdd,c);
       pmos #(4,7,9) T2(I,Vdd,b);
       pmos #(4,7,9) T3(I,Vdd,a);
       pmos #(4,7,9) T4(w,k,d);
       pmos #(4,7,9) T5(w,l,m);
       pmos #(4,7,9) T6(m,Vdd,d);
       nmos #(3,5,7) T7(m,Gnd,d);
       nmos #(3,5,7) T8(i,Gnd,d);
       nmos #(3,5,7) T9(i,Gnd,c);
       nmos #(3,5,7) T10(w,i,m);
       nmos #(3,5,7) T11(j,i,b);
       nmos #(3,5,7) T12(w,j,a);
endmodule
TESTBENCH:::::;
`timescale 1ns/1ns
module nn_complex_TB ();
       logic aa=1,bb=1,cc=0,dd=1;
       wire ww;
       nn_complex NNC(aa,bb,cc,dd,ww);
       initial begin
       #100 dd=0;
       #100 cc=1;
       #50 $stop;
       end
endmodule
module make_sure_nn_complex_TB ();
       logic aa=1,bb=1,cc=1,dd=1;
       wire ww;
       nn_complex NNC(aa,bb,cc,dd,ww);
       always #1000 aa=~aa;
       always #1500 bb=~bb;
       always #2000 cc=~cc;
       always #2500 dd=~dd;
```

```
initial begin
#100000 $stop;
end
```

endmodule



part 5 how one direct and act path between god and void and the because of I that how lowest power consumptions but part 4 how more gates and direct path and placed in 2 rank. after that power part 3 how most power consumption because when dis 1 and we place static power consumption not movement the part 3 and 5. because has more gates

```
`timescale 1ns/1ns
module nand_ (input a,b,output w1);
     wire y;
     supply1 Vdd;
     supply0 Gnd;
```

```
pmos #(4,7,9) T1(w1,Vdd,a);
       pmos #(4,7,9) T2(w1,Vdd,b);
       nmos #(3,5,7) T3(y,Gnd,a);
       nmos #(3,5,7) T4(w1,y,b);
endmodule
module not_ (input c,output w2);
       supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T5(w2,Vdd,c);
       nmos #(3,5,7) T6(w2,Gnd,c);
endmodule
module not_ctrl_ (input c,EN1,output w1);
       wire i1,i2,i3;
       supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T1(i2,Vdd,c);
       pmos #(4,7,9) T2(w1,i2,i1);
       pmos #(4,7,9) T3(i1,Vdd,EN1);
       nmos #(3,5,7) T4(i1,Gnd,EN1);
       nmos #(3,5,7) T5(w1,i3,EN1);
       nmos #(3,5,7) T6(i3,Gnd,c);
endmodule
module nand_ctrl_ (input a,b,EN2,output w2);
       wire j1,j2,j3,j4;
       supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T1(j3,Vdd,a);
       pmos #(4,7,9) T2(j3,Vdd,b);
       pmos #(4,7,9) T3(w2,j3,j4);
       pmos #(4,7,9) T4(j4,Vdd,EN2);
       nmos #(3,5,7) T5(j4,Gnd,EN2);
       nmos #(3,5,7) T6(w2,j2,EN2);
       nmos #(3,5,7) T7(j2,j1,b);
       nmos #(3,5,7) T8(j1,Gnd,a);
endmodule
```

```
module with_nnc (input a,b,c,d,output w);
       wire i;
       supply1 Vdd;
       not_ctrl_ not1(d,Vdd,i);
       not_ctrl_ not2(c,i,w);
       nand_ctrl_ nand1(a,b,d,w);
endmodule
module with_nand_not (input a,b,c,d,output w);
       wire i,j,k,l,m;
       not_ n1(c,i);
       not_ n2(d,j);
       nand_ na1(i,j,k);
       nand_ na2(l,d,m);
       nand_ na3(a,b,l);
       nand_ na4(k,m,w);
endmodule
module nn_complex (input a,b,c,d,output w);
       wire i,j,k,l,m;
       supply1 Vdd;
       supply0 Gnd;
       pmos #(4,7,9) T1(k,Vdd,c);
       pmos #(4,7,9) T2(I,Vdd,b);
       pmos #(4,7,9) T3(I,Vdd,a);
       pmos #(4,7,9) T4(w,k,d);
       pmos #(4,7,9) T5(w,l,m);
       pmos #(4,7,9) T6(m,Vdd,d);
       nmos #(3,5,7) T7(m,Gnd,d);
       nmos #(3,5,7) T8(i,Gnd,d);
       nmos #(3,5,7) T9(i,Gnd,c);
       nmos #(3,5,7) T10(w,i,m);
       nmos #(3,5,7) T11(j,i,b);
       nmos #(3,5,7) T12(w,j,a);
endmodule
```

```
TESTBENCH:::::;
`timescale 1ns/1ns
module test_all_TB ();
       logic aa=1,bb=1,cc=1,dd=1;
       wire ww1,ww2,ww3;
       with_nnc WNNC(aa,bb,cc,dd,ww1);
       with_nand_not WNN(aa,bb,cc,dd,ww2);
       nn_complex NNC(aa,bb,cc,dd,ww3);
       initial begin
       #100 dd=0;
       #50 dd=1;
       #50 cc=0;dd=0;
       #50 dd=1;
       #50 dd=0;
       #50 aa=0;
       #50 aa=1;
       #50 dd=0;
       #50 $stop;
       end
endmodule
module make_sure_test_all_TB ();
       logic aa=1,bb=1,cc=1,dd=1;
       wire ww1,ww2,ww3;
       with_nnc WNNC(aa,bb,cc,dd,ww1);
       with_nand_not WNN(aa,bb,cc,dd,ww2);
       nn_complex NNC(aa,bb,cc,dd,ww3);
       always #1000 aa=~aa;
       always #1500 bb=~bb;
       always #2000 cc=~cc;
       always #2500 dd=~dd;
       initial begin
       #100000 $stop;
       end
endmodule
```