19015024 (591) Sul jeboo de 1.1 BASIC ELEMENTS a- Processor régisters lave 2 main catégories: 1 - Memory address register (MAR) used to store the address of the next write or read 2- Memory buffer register (MBR) used to store the donto to be read or written to memory. 1.2 Evolution of THE MICROPROCESSOR a- False (DSPs) b- True 1.3 INSTRUCTION EXECUTION a - 1- T Fransfier donta bet ween processor and memory 2- Transfer donta between processor and Ilo device 3- Dota Processing 4. Control or alter the sequence of execution b- suppose the address of device 5 = 123 H Exe cute Fetch PC: 301 PC: 300 AC: 3 IR: 3123 IR: 3123 PC: 302 PC: 301 AC: 3 IR: 5940 TR: 5940 PC: 303 PC: 302 6 3 AC: 5 IR: 7455. C. I.R. 7.75.6.

-

8

A

FF

9

9

0

## 1.4 INTERRUPTS

a- False

b- It's obvious that there is some overhead involved in the Process. This because extra instructions in the ISR need to be executed to determine the nature of the interrupt and to decide the appropriate action. None theless, because of the alarge amount of the Processor's time would be wasted would for the Ilo device to finish the execution, using interrupts is much more efficient.

C. In the Priority scheme approach, Priorities are assigned to the interrupts. A higher priority interrupt will cause a lower Priority interrupt bandler to be interrupted. For example, a printer and a disk as with Priorities 2 and 5 respectively. During the execution of the user program, the printer issued on interrupt. The current status of the user Program Will be saved onto stack and the ISR of the printer Will be executed. During this ISR, the disk issued an interrupt. Since it has higher priority, the current Status of the printer ISR will be saved onto the control stack and the control is transferred to the disk ISR. when It's finished the control will be transferred back to the printer ISR, the ISR is over then to the USEr program again. The advantage of this approach is that it takes into account the priorities and Ro time-critical needs.

1.5 MEMORY HIERARCHY

a Because each type of memory has its own advantages and limitations. The designer would like to use memory technologies that Provide for large-capacity memory which in turn has slow access time. But he also wants to meet Performance requirements. This forces him to use expensive lower capacity memories that have hast access time. To solve this difference, a memory frierarchy was employed. The frierarchy is divided into 5 levels, each level is characterized by a number of factors.

Registers cache sman memory secondary memory magnetic tape

Fastest,

most expensive

lowest capacity.

instructions that are Placed near each other in memory. In many computer programs, an instructions needs to be executed so many times in a short period, as in the case of loops, and rearby instructions are to be accessed after wands, once a loop is entered, there are repeated references to a set of instructions in a short period.

C- As an example of temporal locality is accessing and modifying the array elements many times in a short period in the inner loop.

As an example of spatial lacality is accessing the array itself repeatedly within the outer loop.

## 1.6 CACHE MEMORY

b-Prend = ,8 = Prite = 1 - ,8 = ,2 , Tm+c = 3ccns

Phit = ,9 = Pmiss = 1 - ,9 = ,1 , Te = 6cns

T = Pwrite X Tm+c + Prend (Phit X Te + Pmiss X Tm+c)

= ,2 X 3cons + ,8 (,9 X 6ons + ,1 X 3cons)

= 127,2 ns (closer to the access time of the faster memory)

a = 1)  $5_{m} = 256 \times 1024 \times 1024$  $Cost = 5_{m} \times 10001 = 26,84 \times 10^{3}$  Cents

> 2) total Gst =  $Cost + S_c \times 1024 \times 1$ =  $26.84 \times 10^3 + 32 \times 1024 \times 1$ =  $30.12 \times 10^3$  cents

3) time before adding cache = 100ns

time after adding cache = 285 × 10 + 215 × 110 = 25 ns

- % decrease in time = 100-25 × 100 = 75 %

## 18 MULTIPROCESSOR AND MULTICORE

a-1- Higher Performance: due to multi Processors

Working in Parrallel

2- Reliability: The failure of one Processor Will

2- Reliability: The failure of one flocessor to degrade the penformance but won't drive the entire system to fail. DATE: / 3. Incremental growth: Penfor marce can be enhanced by adding an additional processor. 4- Scaling a wide range of products with deferent Prices are aftered by vendors depending on the number of Pracessors A Chip milte processor combines two or more Processors (Called Gres) on a single silicon Chip. Each Gre has its own set of components of that of an independent processor. like registers and Caches. the motivation for this development raised when designers came up against practical limits in the ability to achieve greater Performance by means of more Complex processors. The best way to improve performance was to put multiple Placessers and cache memory on a single chip.