

19016024 على الجبر السليبي (الوسى)

## 1.1 BASIC ELEMENTS

a- Processor registers have 2 main categories:

- 1- Memory address register (MAR) used to store the address of the next write or read
- 2- Memory buffer register (MBR) used to store the data to be read or written to memory.

## 1.2 Evolution of THE MICROPROCESSOR

a- False (DSPs)

b- True

## 1.3 INSTRUCTION EXECUTION

- a-
- 1- Transfer data between processor and memory
  - 2- Transfer data between processor and I/O device
  - 3- Data Processing
  - 4- Control or alter the sequence of execution

b- Suppose the address of device 5 = 123 H

and ~ ~ ~ ~ ~ 6 = 456 H

Fetch

Execute

PC : 300

PC : 301

AC :

AC : 3

IR : 3123

IR : 3123

PC : 301

PC : 302

AC : 3

AC : 5

IR : 5940

IR : 5940

PC : 302

PC : 303

AC : 5

AC : 5

IR : 7456

IR : 7456

Rs

→ 456

5



## 1.4 INTERRUPTS

a- False

b- It's obvious that there is some overhead involved in the process. This because extra instructions in the ISR need to be executed to determine the nature of the interrupt and to decide the appropriate action. Nonetheless, because of ~~the~~ a large amount of the processor's time would be wasted waiting for the I/O device to finish the execution, using interrupts is much more efficient.


c- In the priority scheme approach, priorities are assigned to the interrupts. A higher priority interrupt will cause a lower priority interrupt handler to be interrupted. For example, a printer and a disk ~~are~~ with priorities 2 and 5 respectively. During the execution of the user program, the printer issued an interrupt. The current status of the user program will be saved onto stack and the ISR of the printer will be executed. During this ISR, the disk issued an interrupt. Since it has higher priority, the current status of the printer ISR will be saved onto the control stack and the control is transferred to the disk ISR. When it's finished, the control will be transferred back to the printer ISR, the ISR is over then to the user program again. The advantage of this approach is that it takes into account the priorities and time-critical needs.

Rs



## 1.5 MEMORY HIERARCHY

a. Because each type of memory has its own advantages and limitations. The designer would like to use memory technologies that provide for large-capacity memory which in turn has slow access time. But, he also wants to meet performance requirements. This forces him to use expensive lower capacity memories that have fast access time. To solve this dilemma, a memory hierarchy was employed. The hierarchy is divided into 5 levels, each level is characterized by a number of factors.



b- A Computer Program tends to access data and instructions that are placed near each other in memory. In many computer programs, an instruction needs to be executed so many times in a short period, as in the case of loops, and nearby instructions are to be accessed afterwards. Once a loop is entered, there are repeated references to a set of instructions in a short period.



C - As an example of temporal locality is accessing and modifying the array elements many times in a short period in the inner loop.

As an example of spatial locality is accessing the array itself repeatedly within the outer loop.

## 1.6 CACHE MEMORY

$$b - P_{\text{read}} = 0.8 \quad \therefore P_{\text{write}} = 1 - 0.8 = 0.2 \quad , T_{m+c} = 30 \text{ ns}$$

$$P_{\text{hit}} = 0.9 \quad \therefore P_{\text{miss}} = 1 - 0.9 = 0.1 \quad , T_c = 60 \text{ ns}$$

$$T = P_{\text{write}} \times T_{m+c} + P_{\text{read}} (P_{\text{hit}} \times T_c + P_{\text{miss}} \times T_{m+c})$$

$$= 0.2 \times 30 \text{ ns} + 0.8 (0.9 \times 60 \text{ ns} + 0.1 \times 30 \text{ ns})$$

$$= 127.2 \text{ ns} \quad (\text{closer to the access time of the faster memory})$$

$$a - 1) S_m = 256 \times 10^{24} \times 10^{24}$$

$$\text{Cost} = S_m \times 10001 = 26.84 \times 10^3 \text{ Cents}$$

$$2) \text{ total cost} = \text{Cost} + S_c \times 10^{24} \times 1$$

$$= 26.84 \times 10^3 + 32 \times 10^{24} \times 1$$

$$= 30.12 \times 10^3 \text{ cents}$$

$$3) \text{ time before adding cache} = 100 \text{ ns}$$

$$\text{time after adding cache} = 0.85 \times 10 + 0.15 \times 110 = 25 \text{ ns}$$

$$\therefore \% \text{ decrease in time} = \frac{100 - 25}{100} \times 100 = 75 \%$$

## 1.8 MULTIPROCESSOR AND MULTICORE

a - 1 - Higher Performance: due to multi processors

Working in Parallel

2 - Reliability: the failure of one processor will degrade the performance but won't drive the entire system to fail.



DATE: / /

SUBJECT: \_\_\_\_\_

- 3- Incremental growth: Performance can be enhanced by adding an additional processor.
- 4- Scaling: a wide range of products with different prices are offered by vendors depending on the number of processors

b

b- A Chip ~~micro~~ multi processor combines two or more processors (called cores) on a single silicon chip. Each core has its own set of components of that of an independent processor, like registers and caches.

The motivation for this development raised when designers came up against practical limits in the ability to achieve greater performance by means of more complex processors. The best way to improve performance was to put multiple processors and cache memory on a single chip.