Ali Jahanshahi

Among over 100 teams, University of Tehran

(424) 465 0147 ajaha004@ucr.edu cs.ucr.edu/~ajaha004 459 Winston Chung Hall, University of California Riverside, Riverside, CA 92521

Education		Skills	
University of California Riverside, Riverside CA PhD., Computer Science, GPA: 4/4.	Sept. 2017 - Present	Languages: C/C++	•••••
University of Tehran, Tehran M.Sc., Computer Architecture, GPA: 3.55/4.	Sept. 2013 - June 2016	Python Bash Keras	0000
Shahid Beheshti University, Tehran B.Sc., Computer Engineering, GPA: 3.47/4.	Sept. 2009 - June 2013	TensorFlow CUDA	0000
Experience		Scala	00000
Senior Hardware Engineer, Feb. 2017 - Aug. 2017 Ver Institute of IT security, Sharif University of Technology		Hardware Description Verilog VHDL CHISEL	Canguage:
System Administrator, Department of IT, Shahid Beheshti University University Alumni Association System Project	June 2012 - Sept. 2012	Simulation and Synthe GPGPU-Sim Xilinx Vivado Quartus	esis:
Projects			
Adding a New CPUIdle Governor to Linux Kernel for HPC Applications, Research Project (Ongoing)			Summer 2019
Machine Learning Based Border Gateway Protocol (BG Language: Python, Tool: MATLAB	P) Anomaly Detection, D	ata Mining Course Project	Spring 2018
An LLVM pass for Path Profiling Based on Ball-Larus Method, Compiler Construction Course Project			Spring 2018
Tiny Modular CNN Accelerator for Embedded FPGA, DAC 2019 System Design Contest Language: Python, CHISEL, Libraries: Keras, TensorFlow, Platform: PYNQ FPGA Board			Spring 2018
Adding Support for Resource Reservation to Linux Kernel, Real-time Embedded Systems Course Project Language: C, Platform: Raspberry Pi			Winter 2018
GPU Accelerated Network Function Virtualization (NFV), Research Project Language: CUDA, Library: DPDK			Fall 2017
AES-GCM Authenticated Encryption Hardware Accelerator, HSM Project Language: CHISEL			Winter 2017
User-space API and Kernel Driver for Exposing Hardware Accelerators to Software Stack, HSM Project Language: C/C++			Spring 2017
Graph Processing Framework for Evolutionary Dynamics of Complex Networks, Research Project Language: C/C++			Spring 2016
High-level Synthesis Framework for Approximate Sequential Circuits, M.Sc. Thesis Languages: C/C++, Linear programming, Tool: Gurobi Optimizer			Fall 2015
Power-&Latency-aware AMBA Bus High-level Synthesis for SoC Applications, Research Project Languages: C/C++, Verilog, Linear programming, Tool: Gurobi Optimizer			Fall 2015
Design of a Simple MUX-Based FPGA Chip Languages: Java, Verilog, Tools: Synopsys Design Compiler, Cadence SoC Encounter			Summer 2012
Honors and Awards			
Ranked 1 st in National Digital System Design Contest (FPGA Challenge Section) 17 th International Symposium on Computer Architecture and Digital Systems (CADS)			Oct. 2013
Ranked 13 rd in National Entrance Exam For M.Sc. in Hardware Engineering among 30,000+ participants			Sept. 2013
Ranked 19 th in the 18 th National Scientific Olympiads in Computer Engineering Among over 1000 selected top students, Tarbiat Modares University			Aug. 2013
Ranked 9 th in the ACM-ICPC West Asia Regional Contest			Dec. 2011