

# Ali Jahanshahi

(424) 465 0147  
[ajaha004@ucr.edu](mailto:ajaha004@ucr.edu)  
[cs.ucr.edu/~ajaha004](https://cs.ucr.edu/~ajaha004)

459 Winston Chung Hall,  
University of California Riverside,  
Riverside, CA 92521

## Education

<b>University of California Riverside</b> , Riverside CA PhD., Computer Science, GPA: 4/4.	Sept. 2017 - Present
<b>University of Tehran</b> , Tehran M.Sc., Computer Architecture, GPA: 3.55/4.	Sept. 2013 - June 2016
<b>Shahid Beheshti University</b> , Tehran B.Sc., Computer Engineering, GPA: 3.47/4.	Sept. 2009 - June 2013

## Skills

<b>Languages:</b>	
C/C++	●●●●●●
Python	●●●●●●
Bash	●●●●●●
Keras	●●●●●●
TensorFlow	●●●●●●
CUDA	●●●●●●
Scala	●●●●●●
<b>Hardware Description Language:</b>	
Verilog	●●●●●●
VHDL	●●●●●●
CHISEL	●●●●●●
<b>Simulation and Synthesis:</b>	
GPGPU-Sim	●●●●●●
Xilinx Vivado	●●●●●●
Quartus	●●●●●●

## Experience

<b>Senior Hardware Engineer</b> , Institute of IT security, Sharif University of Technology <i>Hardware Security Module (HSM) Project for Secure Inter-bank Transactions</i>	Feb. 2017 - Aug. 2017
<b>System Administrator</b> , Department of IT, Shahid Beheshti University <i>University Alumni Association System Project</i>	June 2012 - Sept. 2012

## Projects

<b>Adding a New CPUIidle Governor to Linux Kernel for HPC Applications</b> , <i>Research Project (Ongoing)</i>	Summer 2019
<b>Machine Learning Based Border Gateway Protocol (BGP) Anomaly Detection</b> , <i>Data Mining Course Project</i> <u>Language:</u> Python, <u>Tool:</u> MATLAB	Spring 2018
<b>An LLVM pass for Path Profiling Based on Ball-Larus Method</b> , <i>Compiler Construction Course Project</i>	Spring 2018
<b>Tiny Modular CNN Accelerator for Embedded FPGA</b> , <i>DAC 2019 System Design Contest</i> <u>Language:</u> Python, <u>CHISEL</u> , <u>Libraries:</u> Keras, TensorFlow, <u>Platform:</u> PYNQ FPGA Board	Spring 2018
<b>Adding Support for Resource Reservation to Linux Kernel</b> , <i>Real-time Embedded Systems Course Project</i> <u>Language:</u> C, <u>Platform:</u> Raspberry Pi	Winter 2018
<b>GPU Accelerated Network Function Virtualization (NFV)</b> , <i>Research Project</i> <u>Language:</u> CUDA, <u>Library:</u> DPDK	Fall 2017
<b>AES-GCM Authenticated Encryption Hardware Accelerator</b> , <i>HSM Project</i> <u>Language:</u> CHISEL	Winter 2017
<b>User-space API and Kernel Driver for Exposing Hardware Accelerators to Software Stack</b> , <i>HSM Project</i> <u>Language:</u> C/C++	Spring 2017
<b>Graph Processing Framework for Evolutionary Dynamics of Complex Networks</b> , <i>Research Project</i> <u>Language:</u> C/C++	Spring 2016
<b>High-level Synthesis Framework for Approximate Sequential Circuits</b> , <i>M.Sc. Thesis</i> <u>Languages:</u> C/C++, <i>Linear programming</i> , <u>Tool:</u> Gurobi Optimizer	Fall 2015
<b>Power-&amp;Latency-aware AMBA Bus High-level Synthesis for SoC Applications</b> , <i>Research Project</i> <u>Languages:</u> C/C++, Verilog, <i>Linear programming</i> , <u>Tool:</u> Gurobi Optimizer	Fall 2015
<b>Design of a Simple MUX-Based FPGA Chip</b> <u>Languages:</u> Java, Verilog, <u>Tools:</u> Synopsys Design Compiler, Cadence SoC Encounter	Summer 2012

## Honors and Awards

<b>Ranked 1<sup>st</sup> in National Digital System Design Contest (FPGA Challenge Section)</b> 17 <sup>th</sup> International Symposium on Computer Architecture and Digital Systems (CADS)	Oct. 2013
<b>Ranked 13<sup>rd</sup> in National Entrance Exam</b> For M.Sc. in Hardware Engineering among 30,000+ participants	Sept. 2013
<b>Ranked 19<sup>th</sup> in the 18<sup>th</sup> National Scientific Olympiads in Computer Engineering</b> Among over 1000 selected top students, Tarbiat Modares University	Aug. 2013
<b>Ranked 9<sup>th</sup> in the ACM-ICPC West Asia Regional Contest</b> Among over 100 teams, University of Tehran	Dec. 2011