Core

Cache

Core

Registers

Cache

Registers

Cache

Core

Registers

Cache

Registers

Cache

Registers

Cache

Registers

Cache

Core

Registers

Cache

Registers

Cache

Registers

Cache

Cache

Cache

Cache

Cache

Cache

Cache

Device Memory

Device Memory

Registers

Cache

Core

Registers

Registers

Cache

Core

Registers

Cache

Registers

Cache

Registers

Cache

Core

Core

Registers

Cache

Core

Registers

Cache

Registers

Cache

Core

Registers

| Core      |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Registers |
| Cache     |
| Core      |
| Registers |
| Cache     |

Core

Registers

Cache

Core

Registers

Cache


Core


Registers

Cache

Core

Registers





Registers

Core

Registers

Cache

Core

Registers

Cache

Register memory: 256KB per core

Cache

Unified shared memory & L1 cache: 128KB per core