DIGITAL DESIGN AND COMPUTER ARCHITECTURE (252-0028-00L), SPRING 2021 OPTIONAL HW 2: SEQUENTIAL LOGIC AND VERILOG

Instructor: Prof. Onur Mutlu

TAs: Juan Gomez-Luna, Jisung Park, Hasan Hassan, Mohammed Alser, Lois Orosa, Minesh Patel, Jawad Haj-Yahya, Haiyu Mao, Behzad Salami, Jeremie Kim, Giray Yaglicki, Can Firtina, Geraldo De Oliveira Junior, Rahul Bera, Konstantinos Kanellopoulos, Nika Mansouri, Gagandeep Singh

Released: Monday, March 16, 2021

1 1 Verilog (I)

Please answer the following three questions about Verilog.

(a) Does the following code result in a D Flip-Flop with a synchronous active-low reset? Please explain your answer.

```
module mem (input clk, input reset, input [1:0] d, output reg [1:0] q);
always @ (posedge clk or negedge reset)
begin
if (!reset) q <= 0;
else q <= d;
end
endmodule</pre>
```

(b) Does the following code result in a sequential circuit or a combinational circuit? Please explain your answer.

```
module Mask (input [1:0] data_in, input mask, output reg [1:0] data_out);
always @ (*)
begin
data_out[1] = data_in[1];
if (mask)
data_out[0] = 0;
end
endmodule
```

(c) [10 points] Is the following code syntactically correct? If not, please explain the mistake(s) and how to fix it/them.

```
module fulladd(input a, b, c, output reg s, c_out);
          assign s = a^b;
2
          assign c_out = (a & b) | (b & c) & (c & a);
3
       endmodule
4
       module top ( input wire [5:0] instr, input wire op, output z);
6
         reg[1:0] r1, r2;
         wire [3:0] w1, w2;
9
10
         fulladd FA1 (.a(instr[0]), .b(instr[1]), .c(instr[2]),
11
                                       .c_out(r1[1]), .z(r1[0]));
12
         fulladd FA2 (.a(instr[3]), .b(instr[4]), .c(instr[5]),
13
                                       .z(r2[0]), .c_out(r2[1]));
14
         assign z = r1 \mid op;
16
         assign w1 = r1 + 1;
17
         assign w2 = r2 \ll 1;
18
         assign op = r1 ^r2;
19
20
       endmodule
^{21}
```

2 2 Verilog (II)

Please answer the following four questions about Verilog.

(a) Does the following code result in a D Flip-Flop with asynchronous reset? Please explain why.

```
module dff (input clk, input reset, input [3:0] d, output reg [3:0] q);
always @ (posedge clk)
begin
if (reset == 0) q <= 0;
else q <= d;
end
endmodule
```

(b) Does the following code result in a sequential circuit or a combinational circuit? Explain why.

(c) Is the following code syntactically correct? If not, please explain the mistake(s) and how to fix it/them.

```
module Inn3r ( input [3:0] d, input op, output s);
2
     assign s = op ? (d[1:0] - d[3:2]) :
                            (d[3:2] + d[1:0]);
   endmodule
4
   module top ( input wire [6:0] instr, input wire op, output reg z);
     reg[1:0] r1, r2, r3;
8
     wire [3:0] w1, w2;
10
     Inn3r i0 (.instr(instr[1:0]), .op(instr[7]), .z(r1) );
11
     Inn3r i1 (.instr(instr[3:2]), .op(instr[0]), .z(r2) );
12
13
     assign z = r1 \mid r2;
14
     assign w1 = r1 + 1;
15
     assign w2 = r2 \ll 1;
16
17
     top t (.instr(\{w1, w2, w1==w2\}), .op(z), .z(r3));
18
19
     assign op = r1 ^r2 ^r3;
21
   endmodule
```

(d) Does the following code correctly implement a counter that counts down from 10 to 1 (e.g., 10, 9, 8, ..., 2, 1, 10, 9, ...)? If so, say "Correct". If not, correct the code with minimal modification.

```
module the_final_count_down (clk, count);
2
     wire clk;
     reg[3:0] count = 10;
3
     reg[3:0] count_next;
4
5
     always @ * begin
6
        count_next <= count;</pre>
        if(count != 1)
          count_next <= count_next - 1;</pre>
9
        else
10
          count_next <= 1;</pre>
11
     end
12
13
14
     always@(posedge clk)
15
        count = count_next;
16
   endmodule
17
```


Answer with concise explanation:

(e) Which of the combinational logic blocks does the following verilog code implement?

3 3 Finite State Machines (I)

This question has three parts.

(a) [20 points] An engineer has designed a deterministic finite state machine with a one-bit input (A) and a two-bit output (Z). He started the design by drawing the following state transition diagram:



Although the exact functionality of the FSM is not known to you, there are **at least three mistakes** in this diagram. Please list **all** the mistakes.




(b) [25 points] After learning from his mistakes, your colleague has proceeded to write the following Verilog code for a much better (and **different**) FSM. The code has been verified for syntax errors and found to be OK.

```
module fsm (input CLK, RST, A, output [1:0] Z);
 reg [2:0] nextState, presentState;
                    = 3, 6000;
 parameter start
 parameter flash1 = 3'b010;
 parameter flash2 = 3'b011;
 parameter prepare = 3'b100;
 parameter recovery = 3'b110;
 parameter error = 3'b111;
  always @ (posedge CLK, posedge RST)
     if (RST) presentState <= start;</pre>
     else
               presentState <= nextState;</pre>
  assign Z = (presentState == recovery) ? 2'b11 :
             (presentState == error) ? 2'b11 :
             (presentState == flash1)
                                         ? 2'b01 :
             (presentState == flash2)
                                         ? 2'b10 : 2'b00;
  always @ (presentState, A)
    case (presentState)
               : nextState <= prepare;</pre>
      start
      prepare : if (A) nextState <= flash1;</pre>
               : if (A) nextState <= flash2;
      flash1
                         nextState <= recovery;</pre>
                  else
                : if (A) nextState <= flash1;
      flash2
                  else
                         nextState <= recovery;</pre>
      recovery : if (A) nextState <= prepare;</pre>
                  else nextState <= error;</pre>
               : if (~A) nextState <=start;</pre>
      error
      default : nextState <= presentState;</pre>
    endcase
endmodule
```

| Dra | w a | pro | oper | state | trai | nsitic | n | diagra | m | that | coı | rres | pon | ds | to | the | FS | SM | desc | ribe | ed i | n t | his | Ver | rilog | cod | e. |
|-----|------|-------|-------|-------|-------|--------|---------------------|--------|-----|------|------|-------|--------|-----|------|-----|-----|------|------|-------|------|-----|------|-----|-------|-----|----|
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| бр | oint | s] Is | s the | e FSM | I des | scribe | ed | by the | pre | evio | us V | Veri. | \log | coc | le a | Mo | ore | e oı | a N | Ieal; | y F | SN | 1? V | Vhy | ? | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |

4 4 Finite State Machines (II)


You are given the following FSM with two one-bit input signals (T_A and T_B) and one two-bit output signal (O). You need to implement this FSM, but you are unsure about how you should encode the states. Answer the following questions to get a better sense of the FSM and how the three different types of state encoding we discussed in the lecture (i.e., one-hot, binary, output) will affect the implementation.



(a) [2 points] There is one critical component of an FSM that is *missing* in this diagram. Please write what is missing in the answer box below.



(b) [2 points] What kind of an FSM is this?



| One-hotBinary e | _ | | | | | |
|--|---|----------------------------------|--------------------------------------|------------------------------------|--|--------|
| Output | _ | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| ncoding. Ass A through D | ally describe the FS sign state encodings while using the min icate the values you | such that nume nimum possible | rical values of s e number of bit | states increase is to represent | monotonically for the states with o | states |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

| e) | [10 points] Fully describe the FSM with equations given that the states are encoded with binary encoding. Assign state encodings such that numerical values of states increase monotonically for states A through D while using the minimum possible number of bits to represent the states with binary encoding. Indicate the values you assign to each state and simplify all equations: |
|----|--|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |

| Which state-encoding do you choose to implement in order to minimize the total area of this FSM? | | | | | | | |
|--|--|--|--|--|--|--|--|
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

5 5 Finite State Machines (III)

You are given two *one-bit* input signals $(T_A \text{ and } T_B)$ and one *one-bit* output signal (O) for the following modular equation: $2N(T_A) + N(T_B) \equiv 2 \pmod{4}$. In this modular equation, $N(T_A)$ and $N(T_B)$ represent the **total number of times** the inputs T_A and T_B are high (i.e., logic 1) at each positive clock edge, respectively. The one-bit output signal, O, is set to 1 when the modular equation is satisfied (i.e., $2N(T_A) + N(T_B) \equiv 2 \pmod{4}$), and 0 otherwise. An example that sets O = 1 at the end of the fourth cycle would be:

- $(1^{st} \text{ cycle}) T_A = 0 \ (N(T_A) = 0), T_B = 0 \ (N(T_B) = 0), 2N(T_A) + N(T_B) \equiv 0 \pmod{4} \Rightarrow O = 0$
- $(2^{nd} \text{ cycle}) T_A = 1 (N(T_A) = 1), T_B = 1 (N(T_B) = 1), 2N(T_A) + N(T_B) \equiv 3 \pmod{4} \Rightarrow O = 0$
- $(3^{rd} \text{ cycle}) T_A = 1 (N(T_A) = 2), T_B = 0 (N(T_B) = 1), 2N(T_A) + N(T_B) \equiv 1 \pmod{4} \Rightarrow O = 0$
- $(4^{th} \text{ cycle}) T_A = 0 (N(T_A) = 2), T_B = 1 (N(T_B) = 2), 2N(T_A) + N(T_B) \equiv 2 \pmod{4} \Rightarrow O = 1$
- (a) You are given a partial **Moore** machine state transition diagram that corresponds to the modular equation described above. However, the input labels of most of the transitions are still missing in this diagram. Please label the transitions with the correct inputs so that the FSM correctly implements the above specification.

