

# Mentor® Verification IP Altera® Edition AMBA AXI4-Lite™ User Guide

Software Version 10.2b

August 2013

# © 2012-2013 Mentor Graphics Corporation All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

#### **RESTRICTED RIGHTS LEGEND 03/97**

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

#### Contractor/manufacturer is:

Mentor Graphics Corporation 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000
Toll-Free Telephone: 800.592.2210
Website: www.mentor.com
SupportNet: supportnet.mentor.com/

Send Feedback on Documentation: supportnet.mentor.com/doc\_feedback\_form

**TRADEMARKS**: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/trademarks.

Preface	1
About This User Guide	1
AMBA AXI Protocol Specification	1
Protocol Restrictions	1
BFM Dependencies Between Handshake Signals	1
Supported Simulators	2
Simulator GCC Requirements	3
Chapter 1	
Mentor VIP Altera Edition	5
	5
Advantages of Using BFMs and Monitors	5
Implementation of BFMs       What Is a Transaction?	6
	6
An AXI4-Lite Transaction	7
AXI Read Transaction Master and Slave Roles	9
AXI Keau Transaction Waster and Stave Roles	9
Chapter 2	
SystemVerilog API Overview	13
Configuration	14
Creating Transactions	14
Transaction Record	14
create*_transaction()	18 18
Executing Transactions	
execute_transaction(), execute*_phase()	18 19
Waiting Events	
wait_on()	19
get*_transaction(), get*_phase(), get*_cycle()	19
Access Transaction Record	20 20
set*()	20
get*()	
Operational Transaction Fields	20
Automatic Generation of Byte Lane Strobes	20 21
Operation Mode	21
Channel Handshake Delay	23
Transaction Done	23
Chapter 3	
SystemVerilog Master BFM	25
	25
Master BFM Protocol Support	25 25
Master BFM Configuration	26
Master Di W Cumigulatium	∠0

Master Assertions	28
Assertion Configuration	28
SystemVerilog Master API	29
set_config()	30
get_config()	31
create_write_transaction()	32
create_read_transaction()	34
execute_transaction()	35
execute_write_addr_phase()	36
execute_read_addr_phase()	37
execute_write_data_phase()	38
get_read_data_phase()	39
get_write_response_phase()	40
get_read_addr_ready()	41
get_read_data_cycle()	42
get_write_addr_ready()	43
get_write_data_ready()	44
get_write_response_cycle()	45
execute_read_data_ready()	46
execute_write_resp_ready()	47
wait_on()	48
Chapter 4	
SystemVerilog Slave BFM	<b>49</b>
Slave BFM Protocol Support	49
Slave Timing and Events	49
Slave BFM Configuration	50
Slave Assertions.	52
Assertion Configuration	52
SystemVerilog Slave API	53
set_config()	54
get_config().	55
create_slave_transaction()	56
execute_read_data_phase()	58
execute_write_response_phase()	59
get_write_addr_phase()	60
get_read_addr_phase()	61
get_write_data_phase()	62
get_read_addr_cycle()	63
execute_read_addr_ready()	64
get_read_data_ready()	65
get_write_addr_cycle()	66
execute_write_addr_ready()	67
get_write_data_cycle()	68
execute_write_data_ready()	69
get_write_resp_ready()	
	- 7()
wait_on()	70 71

get_write_addr_data()get_read_addr()	73
set_read_data()	74
Chapter 5	
SystemVerilog Monitor BFM	75
Inline Monitor Connection	75
Monitor BFM Protocol Support.	75
Monitor Timing and Events	76
Monitor BFM Configuration	76
Monitor Assertions	79
Assertion Configuration	79
SystemVerilog Monitor API	79
set_config()	80
get_config()	81
create_monitor_transaction()	82
get_rw_transaction()	83
get_write_addr_phase()	84
get_read_addr_phase()	85
get_read_data_phase()	86
get_write_data_phase()	87
get_write_response_phase	88
get_read_addr_ready()	89
get_read_data_ready()	90
get_write_addr_ready()	91
get_write_data_ready()	92
get_write_resp_ready()	93
wait_on()	94
Helper Functions	95
get_write_addr_data()	95
get_read_addr()	96
set_read_data()	97
Chapter 6	
SystemVerilog Tutorials	99
Verifying a Slave DUT	99
BFM Master Test Program	100
Verifying a Master DUT	107 108
DI WI Slave Test Flogram	100
Chapter 7	
VHDL API Overview	123
	125
Configuration	125
Creating Transactions	123
create*_transaction()	130
Executing Transactions	130
execute_transaction(), execute*_phase()	130
-phase()	150

Waiting Events	
wait_on()	131
get*_transaction(), get*_phase(), get*_cycle()	131
Access Transaction Record	132
set*()	132
get*()	132
Operational Transaction Fields	133
Automatic Correction of Byte Lane Strobes	133
Operation Mode	133
Channel Handshake Delay	134
Transaction Done	135
Chapter 8	
VHDL Master BFM	137
	137
Overloaded Procedure Common Arguments	137
Master BFM Protocol Support	138
Master Timing and Events	138
Master BFM Configuration	140
Master Assertions	140
VHDL Master API	140
	141
set_config()	141
get_config()create_write_transaction()	143
create_read_transaction()	144
	148
set_addr()	140
get_addr()	150
set_prot()	150
get_prot()	151
set_data_words()get_data_words()	152
set_write_strobes()	153
get_write_strobes()	154
y ·	156
set_resp()	150
get_resp()	157
set_read_or_write()	150
get_read_or_write()	160
set_gen_write_strobes()	161
get_gen_write_strobes()	162
set_operation_mode()	163
get_operation_mode()	164
set_write_data_mode()	165
get_write_data_mode()	
set_address_valid_delay()	166
get_address_valid_delay()	167
get_address_ready_delay()	168
set_data_valid_delay()	169
get uata vanu ueravi)	170

get_data_ready_delay()	1/1
set_write_response_valid_delay()	
get_write_response_valid_delay()	173
get_write_response_ready_delay()	174
set_transaction_done()	175
get_transaction_done()	176
execute_transaction()	177
execute_write_addr_phase()	179
execute_read_addr_phase()	180
execute_write_data_phase()	181
get_read_data_phase()	182
get_write_response_phase()	183
get_read_addr_ready()	
get_read_data_cycle()	185
execute_read_data_ready()	186
get_write_addr_ready()	187
get_write_data_ready()	188
get_write_response_cycle()	189
execute_write_resp_ready()	190
push_transaction_id()	191
pop_transaction_id()	193
print()	195
destruct_transaction()	196
wait on()	197
	199
/HDL Slave BFM	
/HDL Slave BFM.         Slave BFM Protocol Support.	199
Slave BFM Protocol Support	199 199
Slave BFM Protocol Support. Slave Timing and Events. Slave BFM Configuration.	199 199 199
VHDL Slave BFMSlave BFM Protocol Support.Slave Timing and Events.Slave BFM ConfigurationSlave Assertions.	199 199 199 201
/HDL Slave BFM.         Slave BFM Protocol Support.       Slave Timing and Events.         Slave BFM Configuration       Slave Assertions.         Assertion Configuration       Assertion Configuration	199 199 199 201 201
Slave BFM Protocol Support. Slave Timing and Events Slave BFM Configuration Slave Assertions. Assertion Configuration VHDL Slave API.	199 199 199 201 201 202
Slave BFM Protocol Support. Slave Timing and Events. Slave BFM Configuration Slave Assertions. Assertion Configuration VHDL Slave API. set_config().	199 199 199 201 201 202 203
Slave BFM Protocol Support. Slave Timing and Events. Slave BFM Configuration Slave Assertions. Assertion Configuration VHDL Slave API. set_config(). get_config().	199 199 199 201 201 202 203
Slave BFM Protocol Support. Slave Timing and Events Slave BFM Configuration Slave Assertions. Assertion Configuration VHDL Slave API. set_config(). get_config(). create_slave_transaction()	199 199 199 201 201 202 203 204
Slave BFM Protocol Support. Slave Timing and Events. Slave BFM Configuration Slave Assertions. Assertion Configuration VHDL Slave API. set_config(). get_config().	199 199 199 201 201 202 203 204 205
Slave BFM Protocol Support. Slave Timing and Events. Slave BFM Configuration Slave Assertions. Assertion Configuration VHDL Slave API. set_config(). get_config(). create_slave_transaction() set_addr().	199 199 199 201 201 202 203 204 205 207
Slave BFM Protocol Support. Slave Timing and Events. Slave BFM Configuration Slave Assertions. Assertion Configuration VHDL Slave API. set_config(). get_config(). create_slave_transaction() set_addr() get_addr().	199 199 199 201 201 202 203 204 205 207 208
Slave BFM Protocol Support Slave Timing and Events Slave BFM Configuration Slave Assertions Assertion Configuration VHDL Slave API set_config() get_config() create_slave_transaction() set_addr() get_addr() set_prot()	199 199 199 201 201 202 203 204 205 207 208 209
/HDL Slave BFMSlave BFM Protocol Support.Slave Timing and Events.Slave BFM ConfigurationSlave Assertions.Assertion ConfigurationVHDL Slave API.set_config().get_config().create_slave_transaction()set_addr().get_addr().set_prot().get_prot().set_data_words().	199 199 199 201 201 202 203 204 205 207 208 209 210
Slave BFM Protocol Support. Slave Timing and Events. Slave BFM Configuration Slave Assertions. Assertion Configuration VHDL Slave API. set_config(). get_config(). create_slave_transaction() set_addr() set_addr() set_prot(). get_prot() set_data_words() get_data_words()	199 199 199 201 201 202 203 204 205 207 208 209 210 211
Slave BFM Protocol Support. Slave Timing and Events. Slave BFM Configuration Slave Assertions. Assertion Configuration VHDL Slave API. set_config(). get_config(). create_slave_transaction() set_addr(). get_addr(). set_prot(). get_prot(). set_data_words().	199 199 199 201 201 202 203 204 205 207 208 209 210 211 212
Slave Timing and Events Slave BFM Configuration Slave Assertions Assertion Configuration VHDL Slave API set_config() get_config() create_slave_transaction() set_addr() get_addr() set_prot() get_prot() set_data_words() get_data_words() set_write_strobes()	199 199 199 201 201 202 203 204 205 207 208 209 210 211 212 213
Slave BFM Protocol Support Slave Timing and Events Slave BFM Configuration Slave Assertions.  Assertion Configuration VHDL Slave API set_config() get_config() create_slave_transaction() set_addr() get_addr() set_prot() get_prot() get_prot() set_data_words() get_data_words() set_write_strobes() get_write_strobes()	199 199 199 201 201 202 203 204 205 207 208 209 210 211 212 213 214
Slave BFM Protocol Support Slave BFM Protocol Support Slave Timing and Events Slave BFM Configuration Slave Assertions Assertion Configuration VHDL Slave API set_config() get_config() create_slave_transaction() set_addr() get_addr() set_prot() get_prot() set_data_words() get_data_words() set_write_strobes() get_write_strobes() set_resp().	199 199 199 201 201 202 203 204 205 207 208 209 210 211 212 213 214 215

set_gen_write_strobes()	. 219
get_gen_write_strobes()	
set_operation_mode()	
get_operation_mode()	
set_write_data_mode()	
get_write_data_mode()	
set_address_valid_delay()	
get_address_valid_delay()	
get_address_ready_delay()	
set_data_valid_delay()	
get_data_valid_delay()	
get_data_ready_delay()	
set_write_response_valid_delay()	
get_write_response_valid_delay()	
get_write_response_ready_delay()	. 233
set_transaction_done()	. 234
get_transaction_done()	. 235
execute_read_data_phase()	. 236
execute_write_response_phase()	. 237
get_write_addr_phase()	
get_read_addr_phase()	
get_write_data_phase()	
get_read_addr_cycle()	
execute_read_addr_ready()	
get_read_data_ready()	
get_write_addr_cycle()	
execute_write_addr_ready()	
get_write_data_cycle()	
execute_write_data_ready()	
get_write_resp_ready()	
push_transaction_id()	
pop_transaction_id()	. 251
print()	. 253
destruct_transaction()	. 254
wait_on()	. 255
Helper Functions	
get_write_addr_data()	
get_read_addr()	
set read data()	
Chapter 10	
VHDL Monitor BFM	. 263
Inline Monitor Connection.	
Monitor BFM Protocol Support.	
Monitor Timing and Events	
Monitor BFM Configuration	
Monitor Assertions	
Assertion Configuration	. 266

VHDL Monitor API	 267
set_config()	
get_config()	 269
create_monitor_transaction()	 270
set_addr()	 272
get_addr()	 273
set_prot()	
get_prot()	
set_data_words()	
get_data_words()	
set write strobes()	
get_write_strobes()	
set_resp().	
get_resp()	
set_read_or_write()	
get_read_or_write()	
set gen write strobes()	
get_gen_write_strobes()	
set_operation_mode()	
get_operation_mode()	
set_write_data_mode()	
get_write_data_mode()	
set_address_valid_delay()	
get_address_valid_delay()	
get_address_ready_delay()	
set_data_valid_delay()	
get_data_valid_delay()	
get_data_ready_delay()	
get_write_response_valid_delay()	
get_write_response_ready_delay()	
set_transaction_done()	
get_transaction_done()	
get_read_data_phase()	
get_write_response_phase()	
get_write_addr_phase()	
get_read_addr_phase()	303
get_write_data_phase()	304
get_rw_transaction()	305
get_read_addr_ready()	306
get_read_data_ready()	 307
get_write_addr_ready()	 308
get_write_data_ready()	 309
get_write_resp_ready()	 310
push_transaction_id()	 311
pop_transaction_id()	313
print()	315
destruct_transaction()	316
wait on()	 317

Chapter 11	
VHDL Tutorials	319
Verifying a Slave DUT BFM Master Test Program Verifying a Master DUT BFM Slave Test Program	320 324
Appendix A	
Assertions	337
AXI4-Lite Assertions	337
Appendix B	
SystemVerilog Test Programs	353
SystemVerilog Master BFM Test Program	
Appendix C	
VHDL Test Programs	365
VHDL Master BFM Test Program	365
VHDL Slave BFM Test Program	369

**Third-party Software for Mentor Verification IP Altera Edition** 

**End-User License Agreement** 

# **List of Examples**

Example 2-1. AXI4 Transaction Definition	15
Example 2-2. Slave Test Program Using get_write_addr_phase()	19
Example 6-1. master_ready_delay_mode	102
Example 6-2. m_wr_resp_phase_ready_delay	102
Example 6-3. m_rd_data_phase_ready_delay	102
Example 6-4. Configuration and Initialization	103
Example 6-5. Write Transaction Creation and Execution	104
Example 6-6. Read Transaction Creation and Execution	104
Example 6-7. handle_write_resp_ready()	106
Example 6-8. internal memory	109
Example 6-9. do_byte_read()	109
Example 6-10. do_byte_write()	109
Example 6-11. m_rd_addr_phase_ready_delay	110
Example 6-12. m_wr_addr_phase_ready_delay	110
Example 6-13. m_wr_data_phase_ready_delay	110
Example 6-14. set_read_data_valid_delay()	111
Example 6-15. set_wr_resp_valid_delay()	111
Example 6-16. slave_ready_delay_mode	113
Example 6-17. Initialization and Transaction Processing	115
Example 6-18. process_read()	116
Example 6-19. handle_read	117
Example 6-20. process_write.	118
Example 6-21. handle_write()	119
Example 6-22. handle_write_addr_ready()	120
Example 7-1. AXI4-Lite Transaction Definition	127
Example 7-2. Slave BFM Test Program Using get_write_addr_phase()	132
Example 11-1. m_wr_resp_phase_ready_delay	320
Example 11-2. m_rd_data_phase_ready_delay	321
Example 11-3. Configuration and Initialization	321
Example 11-4. Write Transaction Creation and Execution	322
Example 11-5. Read Transaction Creation and Execution	322
Example 11-6. Process handle_write_resp_ready	323
Example 11-7. Internal Memory	325
Example 11-8. m_wr_addr_phase_ready_delay	326
Example 11-9. m_rd_addr_phase_ready_delay	327
Example 11-10. m_wr_data_phase_ready_delay	327
Example 11-11. set_wr_resp_valid_delay()	327
Example 11-12. set_read_data_valid_delay()	328
Example 11-13. process_read	331
Example 11-14. handle_read	332

#### **List of Examples**

Example 11-15. process_write	333
Example 11-16. handle_write	334
Example 11-17. handle_response	335
Example 11-18, handle write addr ready	336

# **List of Figures**

Figure 1-1. Execute Write Transaction	7
Figure 1-2. Master Write Transaction Phases	8
Figure 1-3. Slave Write Transaction Phases	9
Figure 1-4. Master Read Transaction Phases	10
Figure 1-5. Slave Read Transaction Phases	11
Figure 2-1. SystemVerilog BFM Internal Structure	13
Figure 5-1. Inline Monitor Connection Diagram	75
Figure 6-1. Slave DUT Top-level Testbench Environment	99
Figure 6-2. master_ready_delay_mode = AXI4_VALID2READY	101
Figure 6-3. master_ready_delay_mode = AXI4_TRANS2READY	101
Figure 6-4. Master DUT Top-level Testbench Environment	107
Figure 6-5. slave_ready_delay_mode = AXI4_VALID2READY	112
Figure 6-6. slave_ready_delay_mode = AXI4_TRANS2READY	112
Figure 6-7. Slave Test Program Advanced API Tasks	114
Figure 7-1. VHDL BFM Internal Structure	124
Figure 10-1. Inline Monitor Connection Diagram	263
Figure 11-1. Slave DUT Top-level Testbench Environment	319
Figure 11-2. Master DUT Top-level Testbench Environment	324
Figure 11-3. Slave Test Program Advanced API Processes	330

# **List of Tables**

Table 1. Simulator GCC Requirements	3
Table 2-1. Transaction Fields	16
Table 2-2. Master and Slave*_valid_delay Configuration Fields	22
Table 2-3. Master &Slave *_ready_delay Transaction Fields	23
Table 3-1. Master BFM Signal Width Parameters	26
Table 3-2. Master BFM Configuration	27
Table 4-1. Slave BFM Signal Width Parameters	50
Table 4-2. Slave BFM Configuration	51
Table 5-1. AXI Monitor BFM Signal Width Parameters	77
Table 5-2. AXI Monitor BFM Configuration	77
Table 7-1. Transaction Fields	128
Table 7-2. Master and Slave *valid_delay Configuration Fields	135
Table 7-3. Master and Slave *_ready_delay Fields	135
Table 8-1. Master BFM Signal Width Parameters	138
Table 8-2. Master BFM Configuration	139
Table 9-1. Slave BFM Signal Width Parameters	200
Table 9-2. Slave BFM Configuration	200
Table 10-1. Signal Parameters	264
Table 10-2. Monitor BFM Configuration	265
Table A-1. AXI4 Assertions	337

#### **About This User Guide**

This Mentor® Verification IP (VIP) Altera® Edition (AE) User Guide describes the AXI4-Lite application interface (API) of the Mentor VIP AE and how it conforms to the AMBA® AXI and ACE Protocol Specification, AXI3<sup>TM</sup>, AXI4T<sup>TM</sup>, and AXI-Lite<sup>TM</sup>, ACE, and ACE-Lite<sup>TM</sup> (ARM IHI 0022D).

# Note This release supports only the AMBA AXI3, AXI4, AXI4-Lite, and AXI4-Stream™ protocols. The AMBA ACE protocol is not supported in this release.

## **AMBA AXI Protocol Specification**

The Mentor VIP AE conforms to the AMBA® AXI and ACE Protocol Specification, AXI3<sup>TM</sup>, AXI4T<sup>TM</sup>, and AXI-Lite<sup>TM</sup>, ACE and ACE-Lite<sup>TM</sup> (ARM IHI 0022D). For restrictions to this protocol, refer to the section Protocol Restrictions.

This user guide refers to the AMBA® AXI and ACE Protocol Specification,  $AXI3^{TM}$ ,  $AXI4^{TM}$ , and  $AXI-Lite^{TM}$ , ACE and  $ACE-Lite^{TM}$  as the AXI protocol specification.

#### **Protocol Restrictions**

The Mentor VIP AE supports all but the following features of this AXI Specification, which gives you a simplified API to create desired protocol stimulus.

### **BFM Dependencies Between Handshake Signals**

Starting a write data phase before its write address phase in a transaction is not supported. However, starting a write data phase simultaneously with its write address phase is supported.

The above statement disallowing a write data phase to start before its write address phase in a transaction modifies the AXI4-Lite protocol specification slave write response handshake dependencies diagram, Figure A3-7 in section A3.3.1, by effectively adding double-headed arrows between *AWVALID* to *WVALID* and *AWREADY* to *WVALID*, with the provision that they can be simultaneous.

# **Supported Simulators**

Mentor VIP AE supports the following simulators:

- Mentor Graphics Modelsim (including Altera Editions) and Questa Sim 10.2b
- Synopsys VCS and VCS-MX 2013.06
- Cadence Incisive Enterprise Simulator (IES) 12.20.\*

# **Simulator GCC Requirements**

Mentor Verification IP requires that the simulator's installation directory includes the GCC libraries shown in Table 1. If the installation of the GCC libraries was an optional part of the simulator's installation and the Mentor VIP does not find these libraries, you will see an error similar to the following error:

ModelSim / Questa Sim # \*\* Error: (vsim-8388) Could not find the MVC shared library : GCC not found in installation directory (/home/user/altera2/13.1/modelsim\_ase) for platform "linux". Please install GCC version "gcc-4.5.0-linux"

**Table 1. Simulator GCC Requirements** 

Simulator	Version	GCC version(s)	Search Path	
Mentor Questa SIM /ModelSim				
	10.2b	4.5.0 (Linux 32-bit)	<install dir="">/gcc-4.5.0-linux</install>	
		4.5.0 (Linux 64-bit)	<install dir="">/gcc-4.5.0-linux_x86_64</install>	
		4.2.1 (Windows 32-bit)	<install dir="">/gcc-4.2.1-mingw32vc9</install>	
Synopsys VCS/VCS-MX				
	2013.06	4.5.2 (Linux 32-bit)	\$VCS_HOME/gnu/linux/4.5.2_32-shared	
			\$VCS_HOME/gnu/4.5.2_32-shared	
		4.5.2 (Linux 64-bit)	\$VCS_HOME/gnu/linux/4.5.2_64-shared	
			\$VCS_HOME/gnu/4.5.2_64-shared	
	Notes: If the environment variable VG_GNU_PACKAGE is set, this variable is used instead			
	of the VCS_HOME environment variable.			
Cadence Incisive Enterprise Simulator				
	12.20.*	4.4 (Linux 32/64-bit)	<install dir="">/tools/cdsgcc/gcc/4.4</install>	
	Note: Use the cds_tools.sh executable to find the Incisive installation. Ensure \$PATH			
	includes the Installation path and <install dir="">/tools/cdsgcc/gcc/4.4/install/bin. Also,</install>			
	ensure the LD_LIBRARY_PATH includes <install dir="">/tools/cdsgcc/gcc/4.4/install/lib.</install>			

# Chapter 1 Mentor VIP Altera Edition

The Mentor® Verification IP (VIP) Altera® Edition (AE) provides bus functional models (BFMs) to simulate the behavior and to facilitate IP verification. The Mentor VIP AE includes the following interface:

• AXI4-Lite<sup>TM</sup> BFM with master, slave, and inline monitor interfaces

# **Advantages of Using BFMs and Monitors**

Using the Mentor VIP AE has the following advantages:

- Accelerates the verification process by providing key verification testbench components.
- Provides BFM components that implement the AMBA AXI Protocol Specification, which serves as a reference for the protocol.
- Provides a full suite of configurable assertion checking in each BFM.

## Implementation of BFMs

The Mentor VIP AE BFMs, master, slave, and inline monitor components are implemented in SystemVerilog. Also included are wrapper components so that the BFMs can be used in VHDL verification environments with simulators that support mixed-language simulation.

The Mentor VIP AE provides a set of APIs for each BFM that you can use to construct, instantiate, control, and query signals in all BFM components. Your test programs must use only these public access methods and events to communicate with each BFM. To ensure support in current and future releases, your test programs must use the standard set of APIs to interface with the BFMs. Nonstandard APIs and user-generated interfaces can not be supported in future releases.

The test program drives the stimulus to the DUTs and determines whether the behavior of the DUTs is correct by analyzing the responses. The BFMs translate the test program stimuli (transactions), creating the signaling for the AMBA AXI Protocol Specification. The BFMs also check for protocol compliance by firing an assertion when a protocol error is observed.

#### What Is a Transaction?

A transaction for Mentor VIP AE represents an instance of information that is transferred between a master and a slave peripheral, and that adheres to the protocol used to transfer the information. For example, a write transaction transfers an address phase, a data phase, followed by a response phase. A subsequent instance of transferred information requires a new and unique transaction.

Each transaction has a dynamic Transaction Record that exists for the life of the transaction. The life of a transaction record starts when it is created and ends when the transaction completes. The transaction record is automatically discarded when the transaction ends. When created, a transaction contains *transaction fields* that you set to define two transaction aspects: the *protocol fields* that are transferred over the protocol signals and *operation fields* that determine how the information is transferred and when the transfer is complete. For example, a write transaction record holds the *protection* information in the *prot* protocol field; the value of this field is transferred over the *AWPROT* protocol signals during an address phase. A write transaction also has a *transaction\_done* operation field that indicates when the transaction is complete; this field is not transferred over the protocol signals. These two types of transaction fields, *protocol* and *operation*, establish a dynamic record during the life of the transaction.

In addition to transaction fields, you specify *arguments* to tasks, functions, and procedures that permit you to create, set, and get the dynamic transaction record during the lifetime of a transaction. Each BFM has an API that controls how you access the BFM transaction record. How you access the record also depends on the source code language, whether it is VHDL or SystemVerilog. Methods for accessing transactions based on the language you use are explained in detail in the relevant chapters of this user guide.

#### An AXI4-Lite Transaction


A complete read/write transaction transfers information between a master and a slave peripheral. Transaction fields, described in the previous section, What Is a Transaction? determine what is transferred and how information is transferred. During the lifetime of a transaction, the roles of the master and slave ensure that a transaction completes successfully and that transferred information adheres to the protocol specification. Information flows in both directions during a transaction with the master initiating the transaction and the slave reporting back to the master that the transaction has completed.

An AXI4-Lite protocol uses five channels (three write channels and two read channels) to transfer protocol information. Each of these channels has a pair of handshake signals, \*VALID and \*READY, that indicates valid information on a channel and the acceptance of the information from the channel.

#### **AXI4-Lite Write Transaction Master and Slave Roles**

The following description of a write transaction references SystemVerilog BFM API tasks. There are equivalent VHDL BFM API procedures that perform the same functionality.

For a write transaction, the master calls the *create\_write\_transaction()* task to define the information to be transferred and then calls the *execute\_transaction()* task to initiate the transfer of information as Figure 1-1 illustrates.



**Figure 1-1. Execute Write Transaction** 

The *execute\_transaction()* task results in the master calling the *execute\_write\_addr\_phase()* task followed by the *execute\_write\_data\_phase()* task as illustrated in Figure 1-2.




Figure 1-2. Master Write Transaction Phases

The master then calls the *get\_write\_response\_phase()* task to receive the response from the slave and to complete its role in the write transaction.

The slave also creates a transaction by calling the *create\_slave\_transaction()* task to accept the transfer of information from the master. The address phase and data phase are received by the slave calling the *get\_write\_addr\_phase()* task, followed by the *get\_write\_data\_phase()* task as illustrated in Figure 1-3.





Figure 1-3. Slave Write Transaction Phases

The slave then executes a write response phase by calling the *execute\_write\_response\_phase()* task and completes its role in the write transaction.

#### **AXI Read Transaction Master and Slave Roles**

The following description of a read transaction references the SystemVerilog BFM API tasks. There are equivalent VHDL BFM API procedures that perform the same functionality.

A read transaction is similar to a write transaction. The master initiates the read by calling the <code>create\_read\_transaction()</code> and <code>execute\_transaction()</code> tasks. The <code>execute\_transaction()</code> calls the the <code>execute\_read\_addr\_phase()</code> task followed by the <code>get\_read\_data\_phase()</code> task as illustrated in Figure 1-4.



**Figure 1-4. Master Read Transaction Phases** 

The slave creates a read transaction by calling the *create\_slave\_transaction()* task to accept the transfer of read information from the master. The slave accepts the address phase by calling the <code>get\_read\_addr\_phase()</code> task, and then executes the data burst phase by calling the <code>execute\_read\_data\_phase()</code> task as illustrated in Figure 1-5.




Figure 1-5. Slave Read Transaction Phases

# Chapter 2 SystemVerilog API Overview

This section provides the functional description of the SystemVerilog Application Programming Interface (API) for all the BFM (master, slave, and monitor) components. For each BFM, you can configure the protocol transaction fields that are executed on the protocol signals, as well as control the operational transaction fields that permit delays to be introduced between the handshake signals for each of the five address, data, and response channels.

In addition, each BFM API has tasks that wait for certain events to occur on the system clock and reset signals, and tasks to get and set information about a particular transaction.




Figure 2-1. SystemVerilog BFM Internal Structure

**Notes:** 1. Refer to create\*\_transaction()

2. Refer to execute transaction(), execute\* phase()

3. Refer to get\*()

## Configuration

Configuration sets timeout delays, error reporting, and other attributes of the BFM. Each BFM has a *set\_config()* function that sets the configuration of the BFM. Refer to the individual BFM APIs for details.

Each BFM also has a *get\_config()* function that returns the configuration of the BFM. Refer to the individual BFM APIs for details.

#### set\_config()

The following test program code sets the burst timeout factor for a transaction in the master BFM.

```
// Setting the burst timeoutfactor to 1000
master_bfm.set_config(AXI4_CONFIG_BURST_TIMEOUT_FACTOR, 1000);
```

#### get\_config()

The following test program code gets the protocol signal hold time in the master BFM.

```
// Getting hold time value
hold_time = master_bfm.get_config(AXI4_CONFIG_HOLD_TIME);
```

# **Creating Transactions**

To transfer information between a master BFM and slave DUT over the protocol signals, a transaction must be created in the master test program. Similarly, to transfer information between a master DUT and a slave BFM, a transaction must be created in the slave test program. To monitor the transfer of information using a monitor BFM, a transaction must be created in the monitor test program.

When you create a transaction, a Transaction Record is created and exists for the life of the transaction. This transaction record can be accessed by the BFM test programs during the life of the transaction as it transfers information between the master and slave.

### **Transaction Record**

The transaction record contains two types of transaction fields, *protocol* and *operational*, that either transfer information over the protocol signals or define how and when a transfer occurs.

Protocol fields contain transaction information that is transferred over protocol signals. For example, the *prot* field is transferred over the *AWPROT* protocol signals during a write transaction.

Operational fields define how and when the transaction is transferred. Their content is not transferred over protocol signals. For example, the operation mode field controls the blocking/nonblocking operation of a transaction, but this information is not transferred over the protocol signals.

#### **AXI4LITE Transaction Definition**

The transaction record exists as a SystemVerilog class definition in each BFM. Example 2-1 shows the definition of the axi4 transaction class members that form the transaction record.

#### **Example 2-1. AXI4 Transaction Definition**

```
// Global Transaction Class
class axi4 transaction;
    // Protocol
    axi4 rw e read or write;
    bit [(( MAX AXI4 ADDRESS WIDTH) - 1):0] addr;
    axi4 prot e prot;
    bit [3:0] region; // Not supported in AXI4-Lite
    axi4_size_e size; // Not supported in AXI4-Lite
    axi4_burst_e burst; // Not supported in AXI4-Lite
    axi4 lock e lock; // Not supported in AXI4-Lite
    axi4_cache_e cache; // Not supported in AXI4-Lite
    bit [3:0] qos; // Not supported in AXI4-Lite
    bit [((`MAX AXI4 ID WIDTH) - 1):0] id; // Not supported in AXI4-Lite
    bit [7:0] burst length; // Not supported in AXI4-Lite
    bit [((^MAX AXI4 USER WIDTH) - 1):0] addr user; // Not supported in
AXI4-Lite
    bit [((((`MAX AXI4 RDATA WIDTH > `MAX AXI4 WDATA WIDTH) ?
`MAX AXI4 RDATA WIDTH : `MAX AXI4 WDATA WIDTH)) - 1):0] data words [];
    bit [(((`MAX AXI4 WDATA WIDTH / 8)) - 1):0] write strobes [];
    axi4 response e resp[];
    int address valid delay;
    int data valid delay[];
    int write response valid delay;
    int address ready delay;
    int data ready delay[];
    int write response ready delay;
    // Housekeeping
    bit gen write strobes = 1'b1;
    axi4 operation mode e operation mode = AXI4 TRANSACTION BLOCKING;
    axi4 write data mode e write data mode = AXI4 DATA AFTER ADDRESS;
    bit data_beat_done[]; // Not supported in AXI4-Lite
    bit transaction done;
endclass
```

Note\_

The axi4\_transaction class code above is shown for information only. Access to each transaction record during its life is performed by various set\*() and get\*() tasks described later in this chapter.

addr

The contents of the transaction record is defined in Table 2-1 below.

#### Table 2-1. Transaction Fields

# Transaction Field Description

**Protocol Transaction Fields** 

A bit vector (the length is equal to the *ARADDR/AWADDR* signal bus width) containing the starting *address* of the first transfer (beat) of a transaction. The *addr* value is transferred over the *ARADDR* or *AWADDR* signals for a read or write

transaction, respectively.

prot An enumeration containing the *protection* type of a transaction.

The types of protection are:

AXI4\_NORM\_SEC\_DATA (default)
AXI4\_PRIV\_SEC\_DATA
AXI4\_NORM\_NONSEC\_DATA
AXI4\_PRIV\_NONSEC\_DATA
AXI4\_NORM\_SEC\_INST
AXI4\_PRIV\_SEC\_INST
AXI4\_NORM\_NONSEC\_INST
AXI4\_PRIV\_NONSEC\_INST

The prot value is transferred over the ARPROT or AWPROT

signals for a read or write transaction, respectively.

data\_words A bit vector (of length equal to the greater of the

RDATA/WDATA signal bus widths) to hold the data words of the payload. A data\_words is transferred over the RDATA or WDATA signals per beat of the read or write data channel,

respectively.

write\_strobes A bit vector (of length equal to the WDATA signal bus width

divided by 8) to hold the write strobes. A *write\_strobes* is transferred over the *WSTRB* signals per beat of the write data

channel.

resp An enumeration to hold the response of a transaction. The

types of response are:

AXI4\_OKAY; AXI4\_SLVERR; AXI4\_DECERR;

A *resp* is transferred over the *RRESP* signals per beat of the read data channel, and over the *BRESP* signals for a write transaction, respectively.

#### **Operational Transaction Fields**

read\_or\_write An enumeration to hold the *read or write* control flag. The types

of read\_or\_write are:

AXI4\_TRANS\_READ AXI4\_TRANS\_WRITE

address\_valid\_delay An integer to hold the delay value of the address channel

AWVALID and ARVALID signals (measured in ACLK cycles) for

a read or write transaction, respectively.

**Table 2-1. Transaction Fields (cont.)** 

Transaction Field	Description	
data_valid_delay	An integer to hold the delay value of the data channel WVALID and RVALID signals (measured in ACLK cycles) for a read or write transaction, respectively.	
write_response_valid_delay	An integer to hold the delay value of the write response channel <i>BVALID</i> signal (measured in <i>ACLK</i> cycles) for a write transaction.	
address_ready_delay	An integer to hold the delay value of the address channel <i>AWREADY</i> and <i>ARREADY</i> signals (measured in <i>ACLK</i> cycles) for a read or write transaction, respectively.	
data_ready_delay	An integer to hold the delay value of the data channel WREADY and RREADY signals (measured in ACLK cycles) for a read or write transaction, respectively.	
write_response_ready_delay	An integer to hold the delay value of the write response channel <i>BREADY</i> signal (measured in <i>ACLK</i> cycles) for a write transaction.	
gen_write_strobes	Automatically correct write strobes flag. Refer to Automatic Generation of Byte Lane Strobes for details.	
operation_mode	An enumeration to hold the <i>operation mode</i> of the transaction. The two types of <i>operation_mode</i> are:	
	AXI4_TRANSACTION_NON_BLOCKING AXI4_TRANSACTION_BLOCKING	
write_data_mode	An enumeration to hold the <i>write data mode</i> control flag. The types of <i>write_data_mode</i> are:	
	AXI4_DATA_AFTER_ADDRESS AXI4_DATA_WITH_ADDRESS	
transaction_done	A bit to hold the <i>done</i> flag for a transaction when it has completed.	

The master BFM API allows you to create a master transaction by providing only the address argument for a read or write transaction. All other protocol transaction fields automatically default to legal protocol values to create a complete master transaction record. Refer to the <code>create\_read\_transaction()</code> and <code>create\_write\_transaction()</code> functions for default protocol read and write transaction field values.

The slave BFM API allows you to create a slave transaction without providing any arguments. All protocol transaction fields automatically default to legal protocol values to create a complete slave transaction record. Refer to the *create\_slave\_transaction()* function for default protocol transaction field values.

The monitor BFM API allows you to create a monitor transaction without providing any arguments. All protocol transaction fields automatically default to legal protocol values to create a complete slave transaction record. Refer to the *create\_monitor\_transaction()* function for default protocol transaction field values.

#### Note.

If you change the default value of a protocol transaction field, this value is valid for all future transactions until a new value is set.

#### create\*\_transaction()

There are two master BFM API functions available to create transactions, <code>create\_read\_transaction()</code> and <code>create\_write\_transaction()</code>, a <code>create\_slave\_transaction()</code> for the slave BFM API, and a <code>create\_monitor\_transaction()</code> for the monitor BFM API.

For example, the following master BFM test program creates a simple write transaction with a start address of 1, and a single data phase with a data value of 2, the master BFM test program would contain the following code:

```
// Define a variable trans of type axi4_transaction
axi4_transaction write_trans;

// Create master write transaction
write_trans = bfm.create_write_transaction(1);
write trans.data words = 2;
```

For example, to create a simple slave transaction the slave BFM test program would contain the following code:

```
// Define a variable slave_trans of type axi4_transaction
axi4_transaction slave_trans;

// Create slave transaction
slave_trans = bfm.create_slave_transaction();
```

# **Executing Transactions**

Executing a transaction in a master/slave BFM test program initiates the transaction onto the protocol signals. Each master/slave BFM API has execution tasks that push transactions into the BFM internal transaction queues. Figure 2-1 on page 13 illustrates the internal BFM structure.

# execute\_transaction(), execute\*\_phase()

If the DUT is a slave, then the *execute\_transaction()* task is called in the master BFM test program. If the DUT is a master, then the *execute\*\_phase()* task is called in the slave BFM test program.

For example, to execute a master write transaction the master BFM test program contains the following code:

```
// By default the execution of a transaction will block
bfm.execute transaction(write trans);
```

For example, to execute a slave write response phase, the slave BFM test program contains the following code:

```
// By default the execution of a transaction will block
bfm.execute_write_response_phase(slave_trans);
```

## **Waiting Events**

Each BFM API has tasks that block the test program code execution until an event has occurred.

The *wait\_on()* task blocks the test program until an *ACLK* or *ARESETn* signal event has occurred before proceeding.

The *get\*\_transaction()*, *get\*\_phase()*, *get\*\_cycle()* tasks block the test program code execution until a complete transaction, phase or cycle has occurred, respectively.

### wait\_on()

For example, a BFM test program can wait for the positive edge of the *ARESETn* signal using the following code:

```
// Block test program execution until the positive edge of the clock
bfm.wait on(AXI4 RESET POSEDGE);
```

### get\*\_transaction(), get\*\_phase(), get\*\_cycle()

For example, a slave BFM test program can use a received write address phase to form the response of the write transaction. The test program gets the write address phase for the transaction by calling the <code>get\_write\_addr\_phase()</code> task. This task blocks until it has received the address phase, allowing the test program to call the <code>execute\_write\_response\_phase()</code> task for the transaction at a later stage, as shown in the slave BFM test program in <code>Example 2-2</code>.

#### Example 2-2. Slave Test Program Using <a href="mailto:get\_write\_addr\_phase">get\_write\_addr\_phase</a>()

```
slave_trans = bfm.create_slave_transaction();
bfm.get_write_addr_phase(slave_trans);
...
bfm.execute_write_response_phase(slave_trans);
```

#### \_\_Note

Not all BFM APIs support the full complement of  $get*\_transaction()$ ,  $get*\_phase()$ ,  $get*\_cycle()$  tasks. Refer to the individual master, slave or monitor BFM API for details.

#### **Access Transaction Record**

Each BFM API has tasks that can access a complete or partially complete Transaction Record. The *set\*()* and *get\*()* tasks are used in a test program to set and get information from the transaction record.

#### Note\_

The *set\*()* and *get\*()* tasks are not explicitly described in each BFM API chapter. The simple rule for the task name is *set\_* or *get\_* followed by the name of the transaction field accessed. Refer to "Transaction Fields" on page 16 for transaction field name details.

### set\*()

For example, to set the *WSTRB* write strobes signal in the Transaction Record of a write transaction, the master test program would use the *set\_write\_strobes()* task, as shown in the code below.

```
write trans.set write strobes(4'b0010);
```

### get\*()

For example, a slave BFM test program uses a received write address phase to get the *AWPROT* signal value from the Transaction Record, as shown in the slave BFM test program code below.

```
// Define a variable prot_value of type axi4_transaction
axi4_prot_e prot_value;

slave_trans = bfm.create_slave_transaction();

// Wait for a write address phase
bfm.get_write_addr_phase(slave_trans);
... ...

// Get the AWPROT signal value of the slave transaction
prot_value = bfm.get_prot(slave_trans);
```

# **Operational Transaction Fields**

Operational transaction fields control the way a transaction is executed onto the protocol signals. They also indicate when a data phase (beat) or transaction is complete.

# **Automatic Generation of Byte Lane Strobes**

The master BFM permits unaligned and narrow write transfers by using byte lane strobe (WSTRB) signals to indicate which byte lanes contain valid data per data phase (beat).

When you create a write transaction in your master BFM test program, the *write\_strobes* variable is available to store the write strobe values for the write data phase (beat) in the transaction. To assist you in creating the correct byte lane strobes, automatic correction of any previously set *write\_strobes* is performed by default during execution of the write transaction, or write data phase (beat). You can disable this default behavior by setting the operational transaction field *gen\_write\_strobes* = 0, which allows any previously set *write\_strobes* to pass through uncorrected onto the protocol *WSTRB* signals. In this mode, with the automatic correction disabled, you are responsible for setting the correct *write\_strobes* for the whole transaction.

The automatic correction algorithm performs a bit-wise AND operation on any previously set write\_strobes. To do the corrections, the correction algorithm uses the equations described in the AMBA AXI Protocol Specification, section A3.4.1 that define valid write data byte lanes for legal protocol. Therefore, if you require automatic generation of all write\_strobes, before the write transaction executes, you must set all write\_strobes to 1, indicating that all bytes lanes initially contain valid write data prior to the execution of the write transaction. Automatic correction then sets the relevant write\_strobes to 0 to produce legal protocol WSTRB signals.

## **Operation Mode**

By default, each read or write transaction performs a blocking operation which prevents a following transaction from starting until the current active transaction completes.

You can configure this behavior to be nonblocking by setting the *operation\_mode* transaction field to the enumerate type value *AXI4\_TRANSACTION\_NON\_BLOCKING* instead of the default *AXI4\_TRANSACTION\_BLOCKING*.

For example, in a master BFM test program you create a transaction by calling the *create\_read\_transaction()* or *create\_write\_transaction()* tasks which creates a transaction record. Before executing the transaction record, the *operation\_mode* can be changed as follows:

```
// Create a write transaction to create a transaction record
trans = bfm.create_write_transaction(1);

// Change operation_mode to be nonblocking in the transaction record
trans.operation mode(AXI4 TRANSACTION NON BLOCKING);
```

## **Channel Handshake Delay**

Each of the five protocol channels have \*VALID and \*READY handshake signals that control the rate at which information is transferred between a master and slave. Refer to the Handshake Delay for details of the AXI4-Lite BFM API.

#### Handshake Delay

The delay between the \*VALID and \*READY handshake signals for each of the five protocol channels is controlled in a BFM test program using execute\_\*\_ready(), get\_\*\_ready(), and get\_\*\_cycle() tasks. The execute\_\*\_ready() tasks place a value onto the \*READY signals and the get \* ready() tasks retrieve a value from the \*READY signals. The get \* cycle() tasks wait for a \*VALID signal to be asserted and are used to insert a delay between the \*VALID and \*READY signals in the BFM test program.

For example, the master BFM test program code below inserts a specified delay between the read channel RVALID and RREADY handshake signals using the execute\_read\_data\_ready() and get\_read\_data\_cycle() tasks.

```
// Set the RREADY signal to '0' so that it is nonblocking
   bfm.execute read data ready(1'b0);
join none
// Wait until the RVALID signal is asserted and then wait on the specified
// number of ACLK cycles
bfm.get read data cycle;
repeat(5) bfm.wait on(AXI4 CLOCK POSEDGE);
// Set the RREADY signal to '1' so that it blocks for an ACLK cycle
bfm.execute read data ready(1'b1);
```

#### **VALID** Signal Delay Transaction Fields

**RVALID** 

The transaction record contains a \*\_valid\_delay transaction field for each of the five protocol channels to configure the delay value prior to the assertion of the \*VALID signal for the channel. The master BFM holds the delay configuration for the \*VALID signals that it asserts, and the slave BFM holds the delay configuration for the \*VALID signals that it asserts. Table 2-2 below specifies which \* valid delay fields are configured by the master and slave BFMs.

Signal	<b>Operational Transaction Field</b>	Configuration BFM
AWVALID	address_valid_delay	Master
WVALID	data_valid_delay	Master
BVALID	write_response_valid_delay	Slave
ARVALID	address valid delay	Master

data\_valid\_delay

Table 2-2. Master and Slave\*\_valid\_delay Configuration Fields

Slave

## \*READY Handshake Signal Delay Transaction Fields

The transaction record contains a \*\_ready\_delay transaction field for each of the five protocol channels to store the delay value that occurred between the assertion of the \*VALID and \*READY handshake signals for the channel. Table 2-3 specifies the \*\_ready\_delay field corresponding to the \*READY signal delay.

Table 2-3. Master &Slave \*\_ready\_delay Transaction Fields

Signal	<b>Operational Transaction Field</b>
AWREADY	address_ready_delay
WREADY	data_ready_delay
BREADY	write_response_ready_delay
ARREADY	address_ready_delay
RREADY	data_ready_delay

#### **Transaction Done**

The *transaction\_done* field in each transaction indicates when the transaction is complete.

In a master BFM test program, you call the <code>get\_read\_data\_phase()</code> task to investigate whether a read transaction is complete, and the <code>get\_write\_response\_phase()</code> to investigate whether a write transaction is complete.

# **SystemVerilog Master BFM**

This section provides information about the SystemVerilog master BFM. Each BFM has an API that contains tasks and functions to configure the BFM and to access the dynamic Transaction Record during the lifetime of the transaction.

## **Master BFM Protocol Support**

The AXI4-Lite master BFM supports the AMBA AXI4-Lite protocol with restrictions described in "Protocol Restrictions" on page 1.

## **Master Timing and Events**

For detailed timing diagrams of the protocol bus activity, refer to the relevant AMBA AXI protocol specification chapter, which you can use to reference details of the following master BFM API timing and events.

The AMBA AXI protocol specification does not define any timescale or clock period with signal events sampled and driven at rising *ACLK* edges. Therefore, the master BFM does not contain any timescale, timeunit, or timeprecision declarations with the signal setup and hold times specified in units of simulator time-steps.

The simulator time-step resolves to the smallest of all the time-precision declarations in the testbench and design IP as a result of these directives, declarations, options, or initialization files:

- `timescale directives in design elements.
- timeprecision declarations in design elements.
- compiler command-line options.
- simulation command-line options.
- local or site-wide simulator initialization files.

If there is no timescale directive, the default time unit and time precision are tool specific. The recommended practice is to use timeunit and timeprecision declarations. Refer to the SystemVerilog LRM section 3.14 for details.

## **Master BFM Configuration**

A master BFM supports the full range of signals defined for the AMBA AXI protocol specification. It has parameters that configure the widths of the address and data signals, and transaction fields to specify timeout factors, setup and hold times, etc.

The address and data signal widths can be changed from their default settings by assigning them new values, usually in the top-level module of the testbench. These new values are then passed to the master BFM using a parameter port list of the master BFM module. For example, the code extract below shows the master BFM with the address and data signal widths defined in *module top()* and passed to the master BFM *mgc\_axi4\_master* parameter port list:

```
module top ();

parameter AXI4_ADDRESS_WIDTH = 24;
parameter AXI4_RDATA_WIDTH = 16;
parameter AXI4_WDATA_WIDTH = 16;

mgc_axi4_master #(AXI4_ADDRESS_WIDTH, AXI4_RDATA_WIDTH,
AXI4_WDATA_WIDTH) bfm_master(....);
```

\_\_\_Note

In the above code extract, the  $mgc\_axi4\_master$  is the AXI4-Lite master BFM interface.

The following table lists parameter names for the address and data signals, and their default values.

**Table 3-1. Master BFM Signal Width Parameters** 

Signal Width Parameter	Description
AXI4_ADDRESS_WIDTH	Address signal width in bits. This applies to the <i>ARADDR</i> and <i>AWADDR</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 32.
AXI4_RDATA_WIDTH	Read data signal width in bits. This applies to the <i>RDATA</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.
AXI4_WDATA_WIDTH	Write data signal width in bits. This applies to the WDATA signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.

A master BFM has configuration fields that you can set with the *set\_config()* function to configure timeout factors, and setup and hold times, etc. You can also get the value of a configuration field using the *get\_config()* function. The full list of configuration fields is described in Table 3-2 below.

**Table 3-2. Master BFM Configuration** 

Configuration Field	Description
Timing Variables	
AXI4_CONFIG_SETUP_TIME	The setup-time prior to the active edge of <i>ACLK</i> , in units of simulator timesteps for all signals. Default: 0.
AXI4_CONFIG_HOLD_TIME	The hold-time after the active edge of <i>ACLK</i> , in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR	The maximum timeout duration for a read/write transaction in clock cycles. Default: 100000.
AXI4_CONFIG_BURST_TIMEOUT_FACTOR	The maximum delay between the individual phases of a read/write transaction in clock cycles. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_AWVALID_ ASSERTION_TO_AWREADY	The maximum timeout duration from the assertion of <i>AWVALID</i> to the assertion of <i>AWREADY</i> in clock periods. Default: 1000.
AXI4_CONFIG_MAX_LATENCY_ARVALID_ ASSERTION_TO_ARREADY	The maximum timeout duration from the assertion of <i>ARVALID</i> to the assertion of <i>ARREADY</i> in clock periods. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_RVALID_ ASSERTION_TO_RREADY	The maximum timeout duration from the assertion of <i>RVALID</i> to the assertion of <i>RREADY</i> in clock periods. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_BVALID_ ASSERTION_TO_BREADY	The maximum timeout duration from the assertion of <i>BVALID</i> to the assertion of <i>BREADY</i> in clock periods. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_WVALID_ ASSERTION_TO_WREADY	The maximum timeout duration from the assertion of <i>WVALID</i> to the assertion of <i>WREADY</i> in clock periods. Default 10000.
Slave Attributes	
AXI4_CONFIG_SLAVE_START_ADDR	Configures the start address map for the slave.
AXI4_CONFIG_SLAVE_END_ADDR	Configures the end address map for the slave.

#### **Table 3-2. Master BFM Configuration (cont.)**

#### **Error Detection**

AXI4\_CONFIG\_ENABLE\_ALL\_ASSERTIONS

Global enable/disable of all assertion checks in the BFM.

0 = disabled

1 = enabled (default)

AXI4\_CONFIG\_ENABLE\_ASSERTION Individual enable/disable of assertion

check in the BFM.

0 = disabled

1 = enabled (default)

## **Master Assertions**

Each master BFM performs protocol error checking using the built-in assertions.

 The state of the

Note.

The built-in BFM assertions are independent of programming language and simulator.

## **Assertion Configuration**

By default, all built-in assertions are enabled in the master AXI4-Lite BFM. To globally disable them in the master BFM, use the *set\_config()* command as the following example illustrates:

```
set config(AXI4 CONFIG ENABLE ALL ASSERTIONS,0)
```

Alternatively, individual built-in assertions may be disabled by using a sequence of *get\_config()* and *set\_config()* commands on the respective assertion. For example, to disable assertion checking for the *AWADDR* signal changing between the *AWVALID* and *AWREADY* handshake signals, use the following sequence of commands:

Do not confuse the AXI4\_CONFIG\_ENABLE\_ASSERTION bit vector with the AXI4\_CONFIG\_ENABLE\_ALL\_ASSERTIONS global enable/disable.

<sup>1.</sup> Refer to Master Timing and Events for details of simulator time-steps.

To re-enable the AXI4\_AWADDR\_CHANGED\_BEFORE\_AWREADY assertion, follow the above code sequence and assign the assertion within the AXI4\_CONFIG\_ENABLE\_ASSERTION bit vector to 1.

For a complete listing of AXI4-Lite assertions, refer to "AXI4-Lite Assertions" on page 337.

## **SystemVerilog Master API**

This section describes the SystemVerilog master API.

## set\_config()

This function sets the configuration of the master BFM.

```
Prototype
```

```
function void set_config
(
   input axi4_config_e config_name,
   input axi4_max_bits_t config_val
).
```

**Arguments** config\_name Configuration name:

```
AXI4_CONFIG_SETUP_TIME
AXI4_CONFIG_HOLD_TIME
AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR
AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
AXI4_CONFIG_MAX_LATENCY_AWVALID_ASSERTION_
TO_AWREADY
AXI4_CONFIG_MAX_LATENCY_ARVALID_ASSERTION_
TO_ARREADY
AXI4_CONFIG_MAX_LATENCY_RVALID_ASSERTION_
TO_RREADY
AXI4_CONFIG_MAX_LATENCY_BVALID_ASSERTION_
TO_BREADY
AXI4_CONFIG_MAX_LATENCY_WVALID_ASSERTION_
TO_BREADY
AXI4_CONFIG_MAX_LATENCY_WVALID_ASSERTION_
TO_WREADY
AXI4_CONFIG_SLAVE_START_ADDR
AXI4_CONFIG_SLAVE_END_ADDR
```

See "Master BFM Configuration" on page 26 for descriptions and valid values.

**Returns** None

```
set config(AXI4 CONFIG MAX TRANSACTION TIME FACTOR, 1000);
```

## get\_config()

This function gets the configuration of the master BFM.

```
Prototype
               function void get config
                  input axi4 config e config name,
               );
Arguments
              config_name
                            Configuration name:
                               AXI4_CONFIG_SETUP_TIME
                               AXI4 CONFIG HOLD TIME
                               AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR
                               AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
                               AXI4_CONFIG_MAX_LATENCY_AWVALID_ASSERTION_
                                 TO_AWREADY
                               AXI4_CONFIG_MAX_LATENCY_ARVALID_ASSERTION_
                                 TO_ARREADY
                               AXI4_CONFIG_MAX_LATENCY_RVALID_ASSERTION_
                                 TO RREADY
                               AXI4_CONFIG_MAX_LATENCY_BVALID_ASSERTION_
                                  TO_BREADY
                               AXI4_CONFIG_MAX_LATENCY_WVALID_ASSERTION_
                                  TO_WREADY
                               AXI4_CONFIG_SLAVE_START_ADDR
AXI4_CONFIG_SLAVE_END_ADDR
              config_val
                            See "Master BFM Configuration" on page 26 for descriptions and valid
Returns
                            values.
```

```
get config(AXI4 CONFIG MAX TRANSACTION TIME FACTOR);
```

## create write transaction()

This nonblocking function creates a write transaction with a start address addr argument. All other transaction fields default to legal protocol values, unless previously assigned a value. It returns with the axi4 transaction record.

```
Prototype
              function automatic axi4 transaction create write transaction
                   input bit [((AXI4 ADDRESS WIDTH) - 1):0]
Arguments
              addr
                             Start address
                                   Protection:
Protocol
               prot
                                       AXI4_NORM_SEC_DATA; (default)
Transaction
                                       AXI4_PRIV_SEC_DATA;
AXI4_NORM_NONSEC_DATA;
Fields
                                       AXI4_PRIV_NONSEC_DATA;
                                       AXI4_NORM_SEC_INST;
                                       AXI4 PRIV SEC INST:
                                       AXI4 NORM NONSEC INST;
                                       AXI4_PRIV_NONSEC_INST;
               data words
                                   Data words.
                                   Write strobes:
               write strobes
                                       Each strobe 0 or 1.
               resp
                                   Burst response:
                                       AXI4_OKAY;
                                       AXI4_SLVERR;
                                       AXI4 DECERR;
Operational gen_write_strobes
                                   Generate write strobes flag:
Transaction
                                       0 = user supplied write strobes.
Fields
                                       1 = auto-generated write strobes (default).
               operation_mode
                                   Operation mode:
                                       AXI4_TRANSACTION_NON_BLOCKING;
                                       AXI4_TRANSACTION_BLOCKING; (default)
               write data mode
                                   Write data mode:
                                       AXI4_DATA_AFTER_ADDRESS; (default)
                                       AXI4_DATA_WITH_ADDRESS;
Operational address_valid_delay
                                   Address channel AWVALID delay measured in ACLK cycles for
                                   this transaction (default = 0).
Transaction
Fields
                                   Write data channel WVALID delay measured in ACLK cycles for
               data valid delay
                                   this transaction (default = 0).
                                   Write response channel BREADY delay measured in ACLK
               write response
                                   cycles for this transaction (default = 0).
               ready_delay
               transaction done
                                   Write transaction done flag for this transaction.
               The axi4_transaction record.
```

Returns

```
// Create a write transaction to start address 16.
trans = bfm.create_write_transaction(16);
trans.set_data_words = ('hACE0ACE1, 0); //Note: array element 0.
```

## create\_read\_transaction()

This nonblocking function creates a read transaction with a start address *addr*. All other transaction fields default to legal AXI4-Lite protocol values, unless previously assigned a value. It returns the *axi4\_transaction* record.

```
Prototype
               function automatic axi4 transaction create read transaction
                    input bit [((AXI4 ADDRESS WIDTH) - 1):0] addr
               );
Arguments
               addr
                                    Start address
Protocol
               prot
                                    Protection:
                                        AXI4_NORM_SEC_DATA; (default)
Transaction
                                        AXI4_PRIV_SEC_DATA;
AXI4_NORM_NONSEC_DATA;
AXI4_PRIV_NONSEC_DATA;
Fields
                                        AXI4 NORM SEC INST;
                                        AXI4_PRIV_SEC_INST;
                                        AXI4_NORM_NONSEC_INST;
                                        AXI4_PRIV_NONSEC_INST;
               data words
                                    Data words.
               resp
                                    Burst response:
                                        AXI4 OKAY;
                                        AXI4_EXOKAY;
AXI4_SLVERR;
                                        AXI4_DECERR;
Operational
               operation_mode
                                    Operation mode:
Transaction
                                        AXI4 TRANSACTION NON BLOCKING:
                                        AXI4 TRANSACTION BLOCKING; (default)
Fields
               address_valid_delay
                                    Address channel ARVALID delay measured in ACLK
                                    cycles for this transaction (default = 0).
                                    Read data channel RREADY delay array measured in
               data_ready_delay
                                    ACLK cycles for this transaction (default = 0).
               transaction_done
                                    Read transaction done flag for this transaction.
Returns
               axi4_transaction
                                    The transaction record:
```

```
// Read data to start address 16.
trans = bfm.create read transaction(16);
```

## execute\_transaction()

This task executes a master transaction previously created by the <code>create\_write\_transaction()</code>, or <code>create\_read\_transaction()</code>, functions. The transaction can be blocking (default) or non-blocking, defined by the transaction record <code>operation\_mode</code> field.

The results of <code>execute\_transaction()</code> for write transactions varies based on how write transaction fields are set. If the <code>gen\_write\_strobes</code> transaction field is set, <code>execute\_transaction()</code> automatically corrects any previously set <code>write\_strobes</code>. However, if the <code>gen\_write\_strobes</code> field is not set, then any previously assigned <code>write\_strobes</code> will be passed through onto the <code>WSTRB</code> protocol signals, which can result in a protocol violation if not correctly set. Refer to "Automatic Correction of Byte Lane Strobes" on page 133 for more details.

If a write transaction <code>write\_data\_mode</code> field is set to <code>AXI4\_DATA\_WITH\_ADDRESS</code>, <code>execute\_transaction()</code> calls the <code>execute\_write\_addr\_phase()</code> and <code>execute\_write\_data\_phase()</code> tasks simultaneously, otherwise <code>execute\_write\_data\_phase()</code> will be called after <code>execute\_write\_addr\_phase()</code> so that the write data phase will occur after the write address phase (default). It will then call the <code>get\_write\_response\_phase()</code> task to complete the write transaction.

For a read transaction, *execute\_transaction()* calls the *execute\_read\_addr\_phase()* task followed by the *get\_read\_data\_phase()* task to complete the read transaction.

```
// Declare a local variable to hold the transaction record.
axi4_transaction read_trans;

// Create a read transaction with start address of 0 and assign
// it to the local read_trans variable.
read_trans = bfm.create_read_transaction(0);
....

// Execute the read_trans transaction.
bfm.execute_transaction(read_trans);
```

## execute\_write\_addr\_phase()

This task executes a master write address phase previously created by the *create\_write\_transaction()* function. This phase can be blocking (default) or nonblocking, defined by the transaction *operation\_mode* field.

It sets the *AWVALID* protocol signal at the appropriate time defined by the transaction *address\_valid\_delay* field.

#### **Prototype**

```
task automatic execute_write_addr_phase
(
    axi4_transaction trans
);
```

**Arguments** trans

The *axi4\_transaction* record.

Returns

None

```
// Declare a local variable to hold the transaction record.
axi4_transaction write_trans;

// Create a write transaction with start address of 0 and assign
// it to the local write_trans variable.
write_trans = bfm.create_write_transaction(0);
....

// Execute the write_trans transaction.
bfm.execute_transaction(write_trans);
```

## execute\_read\_addr\_phase()

This task executes a master read address phase previously created by the *create\_read\_transaction()* function. This phase can be blocking (default) or nonblocking, defined by the transaction *operation\_mode* field.

It sets the *ARVALID* protocol signal at the appropriate time, defined by the transaction *address\_valid\_delay* field.

#### **Prototype**

```
task automatic execute_read_addr_phase
(
    axi4_transaction trans
);
```

Arguments trans

The axi4\_transaction record.

**Returns** None

```
// Declare a local variable to hold the transaction record.
axi4_transaction read_trans;

// Create a read transaction with start address of 0 and assign
// it to the local read_trans variable.
read_trans = bfm.create_read_transaction(0);
....

// Execute the write_trans transaction.
bfm.execute_transaction(read_trans);
```

## execute\_write\_data\_phase()

This task executes a write data phase (beat) previously created by the *create\_write\_transaction()* task. This phase can be blocking (default) or nonblocking, defined by the transaction record *operation\_mode* field.

The *execute\_write\_data\_phase()* sets the *WVALID* protocol signal at the appropriate time defined by the transaction record *data\_valid\_delay* field.

#### **Prototype**

```
task automatic execute_write_data_phase
(
    axi4_transaction trans
    int index = 0, // Optional
    output bit last
);
```

**Arguments** trans The axi4\_transaction record.

index Data phase (beat) number.

Note: '0' for AXI4-Lite

last Flag to indicate that this phase is the last beat of data.

Returns None

```
// Declare a local variable to hold the transaction record.
axi4lite_transaction write_trans;

// Create a write transaction with start address of 0 and assign
// it to the local write_trans variable.
write_trans = bfm.create_write_transaction(0);
....

// Execute the write data phase for the write_trans transaction.
bfm.execute write data phase(write trans, 0, last); //Note array element 0
```

## get\_read\_data\_phase()

This blocking task gets a read data phase previously created by the *create\_read\_transaction()* task.

Note\_

The get\_read\_data\_phase() sets the RREADY protocol signal at the appropriate time defined by the data\_ready\_delay field and sets the transaction\_done field to '1' to indicate the whole read transaction has completed.

#### **Prototype**

```
task automatic get read data phase
  axi4 transaction trans
  int index = 0 // Optional
```

**Arguments** trans

The axi4\_transaction record.

index

(Optional) Data phase (beat) number.

Note: '0' for AXI4-Lite

**Returns** 

None

```
// Declare a local variable to hold the transaction record.
axi4_transaction read_trans;
// Create a read transaction with start address of 0 and assign
// it to the local read_trans variable.
read trans = bfm.create read transaction(0);
. . . .
// Get the read data phase for the read trans transaction.
bfm.get_read_data_phase(read_trans, 0); //Note: array element 0.
```

## get\_write\_response\_phase()

This blocking task gets a write response phase previously created by the *create\_write\_transaction()* task.

#### \_\_\_Note\_

The *get\_write\_response\_phase()* sets the *transaction\_done* field to 1 when the transaction completes to indicate the whole transaction is complete.

#### **Prototype**

```
task automatic get_write_response_phase
(
    axi4_transaction trans
);
```

**Arguments** trans

The axi4\_transaction record.

**Returns** None

```
// Declare a local variable to hold the transaction record.
axi4_transaction write_trans;

// Create a write transaction with start address of 0 and assign
// it to the local write_trans variable.
write_trans = bfm.create_write_transaction(0);
....

// Get the write response phase for the write_trans transaction.
bfm.get_write_response_phase(write_trans);
```

## get\_read\_addr\_ready()

This blocking task returns the value of the read address channel *ARREADY* signal using the *ready* argument. It will block for one *ACLK* period.

```
Prototype task automatic get_read_addr_ready ( output bit ready );

Arguments ready The value of the ARREADY signal.

Returns ready
```

```
// Get the ARREADY signal value
bfm.get_read_addr_ready(ready);
```

## get\_read\_data\_cycle()

This blocking task waits until the read data channel RVALID signal is asserted.

Prototype task automatic get\_read\_data\_cycle();
Arguments None
Returns None

```
// Waits until the read data channel RVALID signal is asserted.
bfm.get_read_data_cycle();
```

## get\_write\_addr\_ready()

This blocking task returns the value of the write address channel AWREADY signal using the ready argument. It will block for one ACLK period.

**Arguments** ready The value of the AWREADY signal.

Returns None

```
// Get the value of the AWREADY signal
bfm.get_write_addr_ready();
```

## get\_write\_data\_ready()

This blocking task returns the value of the write data channel WREADY signal using the ready argument. It will block for one ACLK period.

**Arguments** ready

The value of the WREADY signal.

Returns None

```
// Get the value of the WREADY signal
bfm.get_write_data_ready();
```

## get\_write\_response\_cycle()

This blocking task waits until the write response channel BVALID signal is asserted.

Prototype task automatic get\_write\_response\_cycle();

**Arguments** None **Returns** None

```
// Wait until the write response channel BVALID signal is asserted.
bfm.get_write_response_cycle();
```

## execute\_read\_data\_ready()

This task executes a read data ready by placing the *ready* argument value onto the *RREADY* signal. It will block for one *ACLK* period.

**Arguments** ready

The value to be placed onto the RREADY signal

Returns None

```
// Assert and deassert the RREADY signal
forever begin
   bfm.execute_read_data_ready(1'b0);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
   bfm.wait_on(AXI4_CLOCK_POSEDGE);

bfm.execute_read_data_ready(1'b1);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
end
```

## execute\_write\_resp\_ready()

This task executes a write response ready by placing the *ready* argument value onto the *BREADY* signal. It will block for one *ACLK* period.

**Arguments** ready

The value to be placed onto the BREADY signal

Returns None

```
// Assert and deassert the BREADY signal
forever begin
   bfm.execute_write_resp_ready(1'b0);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
bfm.wait_on(AXI4_CLOCK_POSEDGE);

bfm.execute_write_resp_ready(1'b1);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
end
```

## wait\_on()

This blocking task waits for an event(s) on the *ACLK* or *ARESETn* signals to occur before proceeding. An optional *count* argument waits for the number of events equal to *count*.

#### **Prototype**

```
task automatic wait on
                    axi4 wait e phase,
                    input int count = 1 //Optional
Arguments phase
                              Wait for:
                                 AXI4_CLOCK_POSEDGE
AXI4_CLOCK_NEGEDGE
                                  AXI4_CLOCK_ANYEDGE
                                  AXI4_CLOCK_0_TO_1
                                  AXI4_CLOCK_1_TO_0
                                  AXI4 RESET POSEDGE
                                 AXI4_RESET_NEGEDGE
AXI4_RESET_ANYEDGE
AXI4_RESET_0_TO_1
AXI4_RESET_1_TO_0
                count
                              (Optional) Wait for a number of events to occur set by count.
                              (default = 1)
Returns
                None
```

```
bfm.wait_on(AXI4_RESET_POSEDGE);
bfm.wait_on(AXI4_CLOCK_POSEDGE,10);
```

# Chapter 4 SystemVerilog Slave BFM

This section provides information about the SystemVerilog slave BFM. Each BFM has an API that contains tasks and functions to configure the BFM and to access the dynamic Transaction Record during the lifetime of the transaction.

## Slave BFM Protocol Support

This section defines protocol support for various AXI BFMs. The AXI4-Lite slave BFM supports the AMBA AXI4-Lite protocol with restrictions described in "Protocol Restrictions" on page 1.

## **Slave Timing and Events**

For detailed timing diagrams of the protocol bus activity refer to the relevant AMBA AXI Protocol Specification chapter, which you can use to reference details of the following slave BFM API timing and events.

The specification does not define any timescale or clock period with signal events sampled and driven at rising *ACLK* edges. Therefore, the slave BFM does not contain any timescale, timeunit, or timeprecision declarations with the signal setup and hold times specified in units of simulator time-steps.

The simulator time-step resolves to the smallest of all the time-precision declarations in the testbench and design IP based on using the directives, declarations, options, and initialization files below:

- `timescale directives in design elements.
- timeprecision declarations in design elements.
- compiler command-line options.
- simulation command-line options
- local or site-wide simulator initialization files.

If there is no timescale directive, the default time unit and time precision are tool specific. Using timeunit and timeprecision declarations are recommended. Refer to the SystemVerilog LRM section 3.14 for details.

## **Slave BFM Configuration**

The slave BFM supports the full range of signals defined for the AMBA AXI protocol specification. It has parameters you can use to configure the widths of the address and data signals, and transaction fields to configure timeout factors, and setup and hold times, etc.

You can change the address and data signal widths from their default settings by assigning them with new values, usually performed in the top-level module of the testbench. These new values are then passed into the slave BFM using a parameter port list of the slave BFM module. For example, the code extract below shows the slave BFM with the address and data signal widths defined in *module top()* and passed in to the slave BFM *mgc\_axi4\_slave* parameter port list:

```
module top ();

parameter AXI4_ADDRESS_WIDTH = 24;
parameter AXI4_RDATA_WIDTH = 16;
parameter AXI4_WDATA_WIDTH = 16;

mgc_axi4_slave #(AXI4_ADDRESS_WIDTH, AXI4_RDATA_WIDTH, AXI4_WDATA_WIDTH) bfm slave(...);
```



In the above code extract,  $mgc\_axi4\_slave$  is an AXI-Lite slave BFM interface.

Table 4-1 lists the parameter names for the address and data signals, and their default values.

**Table 4-1. Slave BFM Signal Width Parameters** 

Signal Width Parameter	Description
AXI4_ADDRESS_WIDTH	Address signal width in bits. This applies to the <i>ARADDR</i> and <i>AWADDR</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 32
AXI4_RDATA_WIDTH	Read data signal width in bits. This applies to the <i>RDATA</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.
AXI4_WDATA_WIDTH	Write data signal width in bits. This applies to the <i>WDATA</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.

A slave BFM has configuration fields that you can set with the *set\_config()* function to configure timeout factors, setup and hold times, etc. You can also get the value of a configuration field via the *get\_config()* function.

The full list of configuration fields is described in Table 4-2 below.

**Table 4-2. Slave BFM Configuration** 

Configuration Field	Description
Timing Variables	
AXI4_CONFIG_SETUP_TIME	The setup-time prior to the active edge of <i>ACLK</i> , in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_HOLD_TIME	The hold-time after the active edge of <i>ACLK</i> , in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_MAX_TRANSACTION_ TIME_FACTOR	The maximum timeout duration for a read/write transaction in clock cycles. Default: 100000.
AXI4_CONFIG_BURST_TIMEOUT_FACTOR	The maximum delay between the individual phases of a read/write transaction in clock cycles. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_AWVALID_ ASSERTION_TO_AWREADY	The maximum timeout duration from the assertion of <i>AWVALID</i> to the assertion of <i>AWREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_ARVALID_ ASSERTION_TO_ARREADY	The maximum timeout duration from the assertion of <i>ARVALID</i> to the assertion of <i>ARREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_RVALID_ ASSERTION_TO_RREADY	The maximum timeout duration from the assertion of <i>RVALID</i> to the assertion of <i>RREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_BVALID_ ASSERTION_TO_BREADY	The maximum timeout duration from the assertion of <i>BVALID</i> to the assertion of <i>BREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_WVALID_ ASSERTION_TO_WREADY	The maximum timeout duration from the assertion of <i>WVALID</i> to the assertion of <i>WREADY</i> in clock periods (default 10000).
Slave Attributes	
AXI4_CONFIG_SLAVE_START_ADDR	Configures the start address map for the slave.
AXI4_CONFIG_SLAVE_END_ADDR	Configures the end address map for the slave.
AXI4_CONFIG_MAX_OUTSTANDING_WR	Configures the maximum number of outstanding write requests from the master that can be processed by the slave. The slave back-pressures the master by setting the signal AWREADY=0b0 if this value is exceeded.

Table 4-2. Slave BFM Configuration (cont.)

	. ,
Configuration Field	Description
AXI4_CONFIG_MAX_OUTSTANDING_RD	Configures the maximum number of outstanding read requests from the master that can be processed by the slave. The slave back-pressures the master by setting the signal ARREADY=0b0 if this value is exceeded.
Error Detection	
AXI4_CONFIG_ENABLE_ALL_ASSERTIONS	Global enable/disable of all assertion checks in the BFM.  0 = disabled 1 = enabled (default)
AXI4_CONFIG_ENABLE_ASSERTION	Individual enable/disable of assertion check in the BFM.  0 = disabled 1 = enabled (default)

<sup>1.</sup> Refer to Slave Timing and Events for details of simulator time-steps.

## **Slave Assertions**

Each slave BFM performs protocol error checking using the built-in assertions.



#### Note.

The built-in BFM assertions are independent of programming language and simulator.

## **Assertion Configuration**

By default, all built-in assertions are enabled in the slave AXI4-Lite BFM. To globally disable them in the slave BFM, use the *set\_config()* command as the following example illustrates:

```
set_config(AXI4_CONFIG_ENABLE_ALL_ASSERTIONS,0)
```

Alternatively, individual built-in assertions can be disabled by using a sequence of *get\_config()* and *set\_config()* commands on the respective assertion. For example, to disable assertion checking for the *AWADDR* signal changing between the *AWVALID* and *AWREADY* handshake signals, use the following sequence of commands:

```
// Define a local bit vector to hold the value of the assertion bit vector
bit [255:0] config_assert_bitvector;

// Get the current value of the assertion bit vector
config_assert_bitvector = bfm.get_config(AXI4_CONFIG_ENABLE_ASSERTION);

// Assign the AXI4_AWADDR_CHANGED_BEFORE_AWREADY assertion bit to 0
config_assert_bitvector[AXI4_AWADDR_CHANGED_BEFORE_AWREADY] = 0;

// Set the new value of the assertion bit vector
```

bfm.set_	_config(A	XI4_CO	NFIG_E	$\mathtt{NABLE}_{\_}$	ASSERTION,	config_	assert_	_bitvector)	;

 _ Note
Do not confuse the AXI4_CONFIG_ENABLE_ASSERTION bit vector with the AXI4_CONFIG_ENABLE_ALL_ASSERTIONS global enable/disable.

To re-enable the *AXI4\_AWADDR\_CHANGED\_BEFORE\_AWREADY* assertion, follow the above code sequence and assign the assertion within the *AXI4\_CONFIG\_ENABLE\_ASSERTION* bit vector to '1'. For a complete listing of AXI4-Lite assertions, refer to "AXI4-Lite Assertions" on page 337.

## **SystemVerilog Slave API**

This section describes the SystemVerilog Slave API.

## set\_config()

This function sets the configuration of the slave BFM.

```
Prototype
             function void set config
                 input axi4 config e config name,
                 input axi4_max_bits_t config_val
Arguments config name
                           Configuration name:
                               AXI4_CONFIG_SETUP_TIME
AXI4_CONFIG_HOLD_TIME
                               AXI4 CONFIG MAX TRANSACTION TIME FACTOR
                               AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
                               AXI4_CONFIG_MAX_LATENCY_AWVALID_ASSERTION_
                               TO_AWREADY
AXI4_CONFIG_MAX_LATENCY_ARVALID_ASSERTION_
                                  TO_ARREADY
                               AXI4_CONFIG_MAX_LATENCY_RVALID_ASSERTION_
                                  TO RREADY
                               AXI4_CONFIG_MAX_LATENCY_BVALID_ASSERTION_
                                  TO_BREADY
                               AXI4_CONFIG_MAX_LATENCY_WVALID_ASSERTION_
                                  TO_WREADY
                               AXI4_CONFIG_SLAVE_START_ADDR
AXI4_CONFIG_SLAVE_END_ADDR
AXI4_CONFIG_MAX_OUTSTANDING_WR
                               AXI4_CONFIG_MAX_OUTSTANDING_RD
             config val
                            See "Slave BFM Configuration" on page 50 for descriptions and valid
                            values.
Returns
              None
```

```
set config(AXI4 CONFIG MAX TRANSACTION TIME FACTOR, 1000);
```

## get\_config()

This function gets the configuration of the slave BFM.

```
Prototype
             function void get config
                input axi4 config e config name,
                          Configuration name:
Arguments config name
                              AXI4_CONFIG_SETUP_TIME
                              AXI4_CONFIG_HOLD_TIME
                              AXI4 CONFIG MAX TRANSACTION TIME FACTOR
                              AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
                              AXI4_CONFIG_MAX_LATENCY_AWVALID_ASSERTION_
                                TO_AWREADY
                              AXI4_CONFIG_MAX_LATENCY_ARVALID_ASSERTION_
                                TO_ARREADY
                              AXI4_CONFIG_MAX_LATENCY_RVALID_ASSERTION_
                                TO RREADY
                              AXI4_CONFIG_MAX_LATENCY_BVALID_ASSERTION_
                                TO_BREADY
                              AXI4_CONFIG_MAX_LATENCY_WVALID_ASSERTION_
                                TO_WREADY
                              AXI4_CONFIG_SLAVE_START_ADDR
AXI4_CONFIG_SLAVE_END_ADDR
AXI4_CONFIG_MAX_OUTSTANDING_WR
                              AXI4_CONFIG_MAX_OUTSTANDING_RD
             config_val
                           See "Slave BFM Configuration" on page 50 for descriptions and valid
Returns
                           values.
```

```
get config(AXI4 CONFIG MAX TRANSACTION TIME FACTOR);
```

## create\_slave\_transaction()

This nonblocking function creates a slave transaction. All transaction fields default to legal protocol values, unless previously assigned a value. It returns with the *axi4\_transaction* record.

function automatic axi4 transaction create write transaction(); **Prototype Protocol** addr Start address Transaction Fields Protection: prot AXI4 NORM SEC DATA; (default) AXI4 PRIV SEC DATA; AXI4\_NORM\_NONSEC\_DATA; AXI4\_PRIV\_NONSEC\_DATA; AXI4 NORM SEC INST; AXI4 PRIV SEC INST: AXI4\_NORM\_NONSEC\_INST; AXI4\_PRIV\_NONSEC\_INST; data\_words Data words. Write strobes: write strobes Each strobe 0 or 1. Burst response: resp AXI4\_OKAY; AXI4 SLVERR; AXI4\_DECERR; read or write Read or write transaction flag: AXI4 TRANS READ; AXI4\_TRANS\_WRITÉ Correction of write strobes for invalid byte lanes: Operational gen\_write\_ Transaction strobes 0 = write\_strobes passed through to protocol signals. **Fields** 1 = write\_strobes auto-corrected for invalid byte lanes (default). operation Operation mode: mode AXI4 TRANSACTION NON BLOCKING; AXI4\_TRANSACTION\_BLOCKING; (default) Operational write\_data\_ Write data mode: AXI4\_DATA\_AFTER\_ADDRESS; (default) mode **Transaction** AXI4\_DATA\_WITH\_ADDRESS; **Fields** address\_valid\_ Address channel ARVALID/AWVALID delay measured in ACLK cycles delay for this transaction (default = 0). Write data channel WVALID delay array measured in ACLK cycles for data valid delay this transaction (default = 0 for all elements). write response Write response channel BREADY delay measured in ACLK cycles for \_ready\_delay this transaction (default = 0). transaction\_ Write transaction done flag for this transaction.

**Returns** 

The axi4 transaction record.

done

```
// Create a slave transaction.
trans = bfm.create_slave_transaction();
```

## execute\_read\_data\_phase()

This task executes a read data phase (beat) previously created by the *create\_slave\_transaction()* task. This phase can be blocking (default), or non-blocking, defined by the transaction record *operation\_mode* field.

The *execute\_read\_data\_phase()* task sets the *RVALID* protocol signal at the appropriate time defined by the transaction record *data\_valid\_delay* field and sets the *transaction\_done* field to "1" to indicate the whole read transaction has completed.

### **Prototype**

```
task automatic execute_read_data_phase
(
   axi4_transaction trans
   int index = 0 // Optional
);
```

**Arguments** trans The axi4\_transaction record.

index Data phase (beat) number.

Note: '0' for AXI4-Lite

**Returns** None

```
// Declare a local variable to hold the transaction record.
axi4_transaction read_trans;

// Create a slave transaction and assign it to the local
// read_trans variable.
read_trans = bfm.create_read_transaction(0);

....

// Execute the read data phase for the read_trans transaction.
bfm.execute read data phase(read trans, 0); //Note: array element 0
```

## execute\_write\_response\_phase()

This task executes a write phase previously created by the *create\_slave\_transaction()* task. This phase can be blocking (default) or non-blocking, defined by the transaction record *operation\_mode* field.

It sets the *BVALID* protocol signal at the approriate time defined by the transaction record *write\_response\_valid\_delay* field and sets the *transaction\_done* field to 1 on completion of the phase to indicate the whole transaction has completed.

```
// Declare a local variable to hold the transaction record.
axi4_transaction write_trans;

// Create a slave transaction and assign it to the local
// write_trans variable.
write_trans = bfm.create_slave_transaction();
....

// Execute the write response phase for the write_trans transaction.
bfm.execute write response phase(write trans);
```

## get\_write\_addr\_phase()

This blocking task gets a write address phase previously created by the *create\_slave\_transaction()* function.

### **Prototype**

```
task automatic get_write_addr_phase
(
    axi4_transaction trans
):
```

**Arguments** trans

The axi4\_transaction record.

Returns None

```
// Declare a local variable to hold the transaction record.
axi4_transaction write_trans;

// Create a slave transaction and assign it to the local
// write_trans variable.
write_trans = bfm.create_slave_transaction();
....

// Get the write address phase of the write_trans transaction.
bfm.get_write_addr_phase(write_trans);
```

# get\_read\_addr\_phase()

This blocking task gets a read address phase previously created by the *create\_slave\_transaction()* function.

### **Prototype**

```
task automatic get_read_addr_phase
(
    axi4_transaction trans
):
```

**Arguments** trans

The axi4\_transaction record.

Returns None

```
// Declare a local variable to hold the transaction record.
axi4_transaction read_trans;

// Create a slave transaction and assign it to the local
// read_trans variable.
read_trans = bfm.create_slave_transaction();
....

// Get the read address phase of the read_trans transaction.
bfm.get_read_addr_phase(read_trans);
```

## get\_write\_data\_phase()

This blocking task gets a write data phase previously created by the *create\_slave\_transaction()* function.

The *get\_write\_data\_phase()* sets the *WREADY* protocol signal at the appropriate time defined by the *data\_ready\_delay* field.

### **Prototype**

```
task automatic get_write_data_phase (
   axi4_transaction trans
   int index = 0, // Optional
   output bit last
);
```

**Arguments** trans The axi4\_transaction record.

index (Optional) Data phase (beat) number.

Note: '0' for AXI4-Lite

**Returns** last Flag to indicate that this data phase is the last in the burst.

**Returns** None

```
// Declare a local variable to hold the transaction record.
axi4_transaction write_trans;

// Create a slave transaction and assign it to the local
// write_trans variable.
write_trans = bfm.create_slave_transaction(0);
....

// Get the write data phase for the write_trans transaction.
bfm.get_write_data_phase(write_trans, 0, last); //Note: array element 0
```

# get\_read\_addr\_cycle()

This blocking task waits until the read address channel ARVALID signal is asserted.

Prototype task automatic get\_read\_addr\_cycle();
Arguments None
Returns None

```
// Waits until the read address channel ARVALID signal is asserted.
bfm.get_read_addr_cycle();
```

## execute\_read\_addr\_ready()

This task executes a read address ready by placing the *ready* argument value onto the ARREADY signal. It will block for one ACLK period.

**Arguments** ready

The value to be placed onto the ARREADY signal.

**Returns** None

```
// Assert and deassert the ARREADY signal
forever begin
   bfm.execute_read_addr_ready(1'b0);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
   bfm.wait_on(AXI4_CLOCK_POSEDGE);

bfm.execute_read_addr_ready(1'b1);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
end
```

# get\_read\_data\_ready()

This blocking task returns the read data ready value of the *RREADY* signal using the *ready* argument. It will block for one *ACLK* period.

```
// Get the value of the RREADY signal
bfm.get read data ready();
```

# get\_write\_addr\_cycle()

This blocking task waits until the write address channel AWVALID signal is asserted.

Prototype task automatic get\_write\_addr\_cycle();
Arguments None
Returns None

```
// Wait for a single write address cycle
bfm.get_write_addr_cycle();
```

## execute\_write\_addr\_ready()

This task executes a write address ready by placing the *ready* argument value onto the *AWREADY* signal. It will block for one *ACLK* period.

**Arguments** ready

The value to be placed onto the AWREADY signal

**Returns** None

```
// Assert and deassert the AWREADY signal
forever begin
   bfm.execute_write_addr_ready(1'b0);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
   bfm.wait_on(AXI4_CLOCK_POSEDGE);

bfm.execute_write_addr_ready(1'b1);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
end
```

## get\_write\_data\_cycle()

This blocking task waits for a single write data cycle for which the *WVALID* signal is asserted. It will block for one *ACLK* period.

Prototype task automatic get\_write\_data\_cycle();
Arguments None
Returns None

```
// Wait for a single write data cycle
bfm.get_write_data_cycle();
```

## execute\_write\_data\_ready()

This task executes a write data ready by placing the *ready* argument value onto the *WREADY* signal. It will block for one *ACLK* period.

**Arguments** ready

The value to be placed onto the WREADY signal

**Returns** None

```
// Assert and deassert the WREADY signal
forever begin
   bfm.execute_write_data_ready(1'b0);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
   bfm.wait_on(AXI4_CLOCK_POSEDGE);

bfm.execute_write_data_ready(1'b1);

bfm.wait_on(AXI4_CLOCK_POSEDGE);
end
```

## get\_write\_resp\_ready()

This blocking task returns the write response ready value of the *BREADY* signal using the *ready* argument. It will block for one *ACLK* period.

```
// Get the value of the BREADY signal
bfm.get_write_resp_ready();
```

## wait\_on()

This blocking task waits for an event on the *ACLK* or *ARESETn* signals to occur before proceeding. An optional *count* argument waits for the number of events equal to *count*.

### **Prototype**

```
task automatic wait on
                    axi4 wait e phase,
                    input int count = 1 //Optional
Arguments phase
                              Wait for:
                                 AXI4_CLOCK_POSEDGE
AXI4_CLOCK_NEGEDGE
                                  AXI4_CLOCK_ANYEDGE
                                  AXI4_CLOCK_0_TO_1
                                  AXI4_CLOCK_1_TO_0
                                  AXI4 RESET POSEDGE
                                 AXI4_RESET_NEGEDGE
AXI4_RESET_ANYEDGE
AXI4_RESET_0_TO_1
AXI4_RESET_1_TO_0
                count
                              (Optional) Wait for a number of events to occur set by count.
                              (default = 1)
Returns
                None
```

```
bfm.wait_on(AXI4_RESET_POSEDGE);
bfm.wait_on(AXI4_CLOCK_POSEDGE,10);
```

# **Helper Functions**

AMBA AXI protocols typically provide a start address only in a transaction, with the following addresses for each byte of a data beat calculated. Helper functions are available to provide you with a simple interface to set and get address/data values.

## get\_write\_addr\_data()

This nonblocking function returns the actual address *addr* and *data* of a particular byte in a write data beat. It also returns the maximum number of bytes (*dynamic\_size*) in the write data phase (beat). It is used in a slave test program as a helper function to store a byte of data at a particular address in the slave memory. If the corresponding *index* does not exist, then this function returns *false*, otherwise it returns *true*.

### **Prototype**

```
function bit get write addr data
                  input axi4 transaction trans,
                  input int \overline{i}ndex = 0,
                  output bit [((AXI4 ADDRESS WIDTH) - 1): 0] addr[],
                  output bit [7:0] data[]
Arguments trans
                                    The axi4_transaction record.
              index
                                    Data words array element number.
                                    Note: '0' for AXI4-Lite
                                   Write address.
              addr
Returns
                                   Write data byte.
              data
              bit
                                    Flag to indicate existence of data;
                                       0 = nonexistent.
```

1 = exists.

```
bfm.get write addr data(write trans, 0, addr, data);
```

## get\_read\_addr()

This nonblocking function returns the address *addr* of a particular byte in a read transaction. It is used in a slave test program as a helper function to return the address of a data byte in the slave memory. If the corresponding *index* does not exist, then this function returns *false*, otherwise it returns *true*.

```
Prototype
               function bit get read addr
                  input axi4 transaction trans,
                  input int \overline{i}ndex = 0,
                  output bit [((AXI4_ADDRESS_WIDTH) - 1) : 0] addr[]
              );
Arguments trans
                                    The axi4_transaction record.
                                    Array element number.
              index
                                    Note: '0' for AXI4-Lite
              addr
                                    Read address array
Returns
              bit
                                    Flag to indicate existence of data;
                                       0 = nonexistent.
                                       1 = exists.
```

```
bfm.get_read_addr(read_trans, 0, addr);
```

## set\_read\_data()

This nonblocking function sets a read data in the *axi4\_transaction* record *data\_words* field. It is used in a slave test program as a helper function to read from the slave memory given the address *addr*, data beat *index*, and the read *data* arguments.

```
Prototype
```

```
function bit set_read_data
(
  input axi4_transaction trans,
  input int index = 0,
  input bit [((AXI4_ADDRESS_WIDTH) - 1) : 0] addr[],
  input bit [7:0] data[]
);
```

**Arguments** trans The axi4\_transaction record.

index (Optional) Data byte array element number.

Note: '0' for AXI4-Lite

addr Read address.

data Read data byte.

Returns None

```
bfm.set_read_data(read_trans, 0, addr, data);
```

# **SystemVerilog Monitor BFM**

This section provides information about the SystemVerilog monitor BFM. Each BFM has an API that contains tasks and functions to configure the BFM and to access the dynamic Transaction Record during the lifetime of a transaction.

### **Inline Monitor Connection**

The connection of a monitor BFM to a test environment differs from that of a master and slave BFM. It is wrapped in an inline monitor interface and connected inline between a master and slave, as shown in Figure 5-1. It has separate master and slave ports and monitors protocol traffic between a master and slave. The monitor itself then has access to all the facilities provided by the monitor BFM.




Figure 5-1. Inline Monitor Connection Diagram

# **Monitor BFM Protocol Support**

The AXI4-Lite monitor BFM supports the AMBA AXI4 protocol with restrictions described in "Protocol Restrictions" on page 1.

# **Monitor Timing and Events**

For detailed timing diagrams of the protocol bus activity refer to the relevant AMBA AXI Protocol Specification chapter, which you can use to reference details of the following monitor BFM API timing and events.

The specification does not define any timescale or clock period with signal events sampled and driven at rising *ACLK* edges. Therefore, the monitor BFM does not contain any timescale, timeunit, or timeprecision declarations with the signal setup and hold times specified in units of simulator time-steps.

The simulator time-step resolves to the smallest of all the time-precision declarations in the testbench and design IP as a result of:

- timescale directives in design elements.
- timeprecision declarations in design elements.
- compiler command-line options.
- simulation command-line options.
- local or site-wide simulator initialization files.

If there is no timescale directive, the default time unit and time precision are tool specific. The recommended practice is to use timeunit and timeprecision declarations. Refer to the SystemVerilog LRM section 3.14 for details.

# **Monitor BFM Configuration**

The monitor BFM supports the full range of signals defined for the AMBA AXI protocol specification. It has parameters you can use to configure the widths of the address and data signals, and transaction fields to configure timeout factors, setup and hold times, etc.

You can change the address and data signals widths from their default settings by assigning them with new values, usually performed in the top-level module of the testbench. These new values are then passed into the monitor BFM via a parameter port list of the monitor BFM module. For example, the code extract below shows the monitor BFM with the address and data signal widths defined in *module top()* and passed in to the monitor BFM *mgc\_axi4\_monitor* parameter port list:

```
module top ();

parameter AXI4_ADDRESS_WIDTH = 24;
parameter AXI4_RDATA_WIDTH = 16;
parameter AXI4_WDATA_WIDTH = 16;
```

mgc\_axi4\_monitor #(AXI4\_ADDRESS\_WIDTH, AXI4\_RDATA\_WIDTH,
AXI4 WDATA WIDTH) bfm monitor(...);

# Note \_

In the above code extract the *mgc\_axi4\_monitor* is the AXI4-Lite monitor BFM interface.

The following table lists the parameter names for the address and data signals, and their default values.

**Table 5-1. AXI Monitor BFM Signal Width Parameters** 

Signal Width Parameter	Description
AXI4_ADDRESS_WIDTH	Address signal width in bits. This applies to the <i>ARADDR</i> and <i>AWADDR</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 32.
AXI4_RDATA_WIDTH	Read data signal width in bits. This applies to the <i>RDATA</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.
AXI4_WDATA_WIDTH	Write data signal width in bits. This applies to the WDATA signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.

A monitor BFM has configuration fields that you can set via the *set\_config()* function to configure timeout factors setup and hold times, etc. You can also get the value of a configuration field via the *get\_config()* function. The full list of configuration fields is described in the table below.

**Table 5-2. AXI Monitor BFM Configuration** 

Configuration Field	Description
Timing Variables	
AXI4_CONFIG_SETUP_TIME	The setup-time prior to the active edge of <i>ACLK</i> , in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_HOLD_TIME	The hold-time after the active edge of <i>ACLK</i> , in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR	The maximum timeout duration for a read/write transaction in clock cycles. Default: 100000.
AXI4_CONFIG_BURST_TIMEOUT_FACTOR	The maximum delay between the individual phases of a read/write transaction in clock cycles. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_AWVALID_ ASSERTION_TO_AWREADY	The maximum timeout duration from the assertion of <i>AWVALID</i> to the assertion of <i>AWREADY</i> in clock periods. Default: 10000.

## Table 5-2. AXI Monitor BFM Configuration (cont.)

AXI4_CONFIG_MAX_LATENCY_ARVALID_ ASSERTION_TO_ARREADY	The maximum timeout duration from the assertion of <i>ARVALID</i> to the assertion of <i>ARREADY</i> in clock periods. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_RVALID_ ASSERTION_TO_RREADY	The maximum timeout duration from the assertion of <i>RVALID</i> to the assertion of <i>RREADY</i> in clock periods. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_BVALID_ ASSERTION_TO_BREADY	The maximum timeout duration from the assertion of <i>BVALID</i> to the assertion of <i>BREADY</i> in clock periods. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_WVALID_ ASSERTION_TO_WREADY	The maximum timeout duration from the assertion of <i>WVALID</i> to the assertion of <i>WREADY</i> in clock periods. Default: 10000.
Slave Attributes	
AXI4_CONFIG_SLAVE_START_ADDR	Configures the start address map for the slave.
AXI4_CONFIG_SLAVE_END_ADDR	Configures the end address map for the slave.
Error Detection	
AXI4_CONFIG_ENABLE_ALL_ASSERTIONS	Global enable/disable of all assertion checks in the BFM.  0 = disabled 1 = enabled (default)
AXI4_CONFIG_ENABLE_ASSERTION	Individual enable/disable of assertion check in the BFM.  0 = disabled 1 = enabled (default)

<sup>&</sup>lt;sup>1.</sup> Refer to Monitor Timing and Events for details of simulator time-steps.

## **Monitor Assertions**

Each monitor BFM performs protocol error checking via built-in assertions.

Note
The built-in BFM assertions are independent of programming language and simulator.

## **Assertion Configuration**

By default, all built-in assertions are enabled in the monitor AXI4-Lite BFM. To globally disable them in the monitor BFM, use the *set\_config()* command as the following example illustrates:

```
set_config(AXI4_CONFIG_ENABLE_ALL_ASSERTIONS,0)
```

Alternatively, individual built-in assertions may be disabled by using a sequence of *get\_config()* and *get\_config()* commands on the respective assertion. For example, to disable assertion checking for the *AWADDR* signal changing between the *AWVALID* and *AWREADY* handshake signals, use the following sequence of commands:

```
// Define a local bit vector to hold the value of the assertion bit vector
bit [255:0] config_assert_bitvector;

// Get the current value of the assertion bit vector
config_assert_bitvector = bfm.get_config(AXI4_CONFIG_ENABLE_ASSERTION);

// Assign the AXI4_AWADDR_CHANGED_BEFORE_AWREADY assertion bit to 0
config_assert_bitvector[AXI4_AWADDR_CHANGED_BEFORE_AWREADY] = 0;

// Set the new value of the assertion bit vector
bfm.set_config(AXI4_CONFIG_ENABLE_ASSERTION, config_assert_bitvector);
```

Note Do no

Do not confuse the AXI4\_CONFIG\_ENABLE\_ASSERTION bit vector with the AXI4\_CONFIG\_ENABLE\_ALL\_ASSERTIONS global enable/disable.

To re-enable the AXI4\_AWADDR\_CHANGED\_BEFORE\_AWREADY assertion, follow the above code sequence and assign the assertion within the AXI4\_CONFIG\_ENABLE\_ASSERTION bit vector to '1'.

For a complete listing of AXI4-Lite assertions, refer to "AXI4-Lite Assertions" on page 337.

# SystemVerilog Monitor API

This section describes the SystemVerilog Monitor API.

# set\_config()

This function sets the configuration of the monitor BFM

```
Prototype
             function void set config
                input axi4_config_e config_name,
                input axi4 max bits t config val
Arguments config_name
                          Configuration name:
                             AXI4 CONFIG SETUP TIME
                             AXI4_CONFIG_HOLD_TIME
                             AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR
                             AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
AXI4_CONFIG_MAX_LATENCY_AWVALID_ASSERTION_
                               TO_AWREADY
                             AXI4_CONFIG_MAX_LATENCY_ARVALID_ASSERTION_
                                TO ARREADY
                             AXI4 CONFIG MAX LATENCY RVALID ASSERTION
                                TO_RREADY
                             AXI4_CONFIG_MAX_LATENCY_BVALID_ASSERTION_
                                TO_BREADY
                             AXI4_CONFIG_MAX_LATENCY_WVALID_ASSERTION_
                                TO WREADY
                             AXI4 CONFIG SLAVE START ADDR
                             AXI4_CONFIG_SLAVE_END_ADDR
            config val
                          See "Monitor BFM Configuration" on page 76 for descriptions and valid values.
Returns
             None
```

```
set config(AXI4 CONFIG MAX TRANSACTION TIME FACTOR, 1000);
```

## get\_config()

This function gets the configuration of the monitor BFM.

```
Prototype
              function void get config
                 input axi4 config e config name,
              );
Arguments
             config_name
                           Configuration name:
                              AXI4_CONFIG_SETUP_TIME
AXI4_CONFIG_HOLD_TIME
                              AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR
                              AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
                              AXI4_CONFIG_MAX_LATENCY_AWVALID_ASSERTION_
                                 TO_AWREADY
                              AXI4_CONFIG_MAX_LATENCY_ARVALID_ASSERTION_
                                 TO_ARREADY
                               AXI4_CONFIG_MAX_LATENCY_RVALID_ASSERTION_
                                 TO RREADY
                               AXI4_CONFIG_MAX_LATENCY_BVALID_ASSERTION_
                                 TO_BREADY
                              AXI4_CONFIG_MAX_LATENCY_WVALID_ASSERTION_
                              TO_WREADY
AXI4_CONFIG_SLAVE_START_ADDR
                              AXI4 CONFIG SLAVE END ADDR
             config_val
                           See "Monitor BFM Configuration" on page 76 for descriptions and valid
Returns
                           values.
```

```
get config(AXI4 CONFIG MAX TRANSACTION TIME FACTOR);
```

## create\_monitor\_transaction()

This non-blocking function creates a monitor transaction. All transaction fields default to legal protocol values, unless previously assigned a value. It returns with the *axi4\_transaction* record.

function automatic axi4 transaction create monitor transaction(); **Prototype Protocol** addr Start address **Transaction** Fields Protection: prot AXI4\_NORM\_SEC\_DATA; (default) AXI4 PRIV SEC DATA; AXI4\_NORM\_NONSEC\_DATA; AXI4\_PRIV\_NONSEC\_DATA; AXI4 NORM SEC INST; AXI4 PRIV\_SEC\_INST; AXI4\_NORM\_NONSEC\_INST; AXI4\_PRIV\_NONSEC\_INST; data\_words Data words array. Write strobes: write strobes Each strobe 0 or 1. resp Burst response: AXI4\_OKAY; AXI4\_SLVERR; AXI4 DECERR: Operational gen\_write\_ Generate write strobes flag: Transaction strobes 0 = user supplied write strobes. Fields 1 = auto-generated write strobes (default). operation\_ Operation mode: mode AXI4\_TRANSACTION\_NON\_BLOCKING; AXI4\_TRANSACTION\_BLOCKING; (default) write\_data\_ Write data mode: AXI4 DATA AFTER ADDRESS; (default) mode AXI4\_DATA\_WITH\_ADDRESS; Address channel AWVALID delay measured in ACLK cycles for this Operational address\_valid\_ transaction (default = 0).delay **Transaction Fields** Write data channel WVALID delay array measured in ACLK cycles for data valid delay this transaction (default = 0 for all elements). write response Write response channel BREADY delay measured in ACLK cycles for \_ready\_delay this transaction (default = 0). Write transaction *done* flag for this transaction. transaction done The axi4 transaction record Returns

```
// Create a monitor transaction
trans = bfm.create_monitor_transaction();
```

## get\_rw\_transaction()

This blocking task gets a complete read or write transaction previously created by the *create\_monitor\_transaction()* function.

It updates the *axi4\_transaction* record for the complete transaction.

```
// Declare a local variable to hold the transaction record.
axi4_transaction monitor_trans;

// Create a monitor transaction and assign it to the local
// monitor_trans variable.
monitor_trans = bfm.create_monitor_transaction();
....

// Get the complete monitor_trans transaction.
bfm.get_rw_transaction(monitor_trans);
```

## get\_write\_addr\_phase()

This blocking task gets a write address phase previously created by the *create\_monitor\_transaction()* function.

Returns None

```
// Declare a local variable to hold the transaction record.
axi4_transaction write_trans;

// Create a monitor transaction and assign it to the local
// write_trans variable.
write_trans = bfm.create_monitor_transaction();
....

// Get the write address phase of the write_trans transaction.
bfm.get_write_addr_phase(write_trans);
```

# get\_read\_addr\_phase()

This blocking task gets a read address phase previously created by the *create\_monitor\_transaction()* function.

Returns None

```
// Declare a local variable to hold the transaction record.
axi4_transaction read_trans;

// Create a monitor transaction and assign it to the local
// read_trans variable.
read_trans = bfm.create_monitor_transaction();
....

// Get the read address phase of the read_trans transaction.
bfm.get read addr phase(read trans);
```

## get\_read\_data\_phase()

This blocking task gets a read data phase previously created by the *create\_monitor\_transaction()* function. The *get\_read\_data\_phase()* sets the *transaction\_done* field to '1' to indicate the whole read transaction has completed.

index (Optional) Data phase (beat) number.

Note: '0' for AXI4-Lite

**Returns** None

```
// Declare a local variable to hold the transaction record.
axi4_transaction read_trans;

// Create a monitor transaction and assign it to the local
// read_trans variable.
read_trans = bfm.create_monitor_transaction();
....

// Get the read data phase for the read_trans transaction.
bfm.get read data phase(read trans, 0); //Note: array element 0
```

## get\_write\_data\_phase()

This blocking task gets a write data phase previously created by the *create\_monitor\_transaction()* function.

**Arguments** trans The axi4\_transaction record.

index (Optional) Data phase (beat) number.

**Returns** last Flag to indicate that this data phase is the last in the burst.

**Returns** None

```
// Declare a local variable to hold the transaction record.
axi4_transaction write_trans;

// Create a monitor transaction and assign it to the local
// write_trans variable.
write_trans = bfm.create_monitor_transaction();

....

// Get the write data phase for the write_trans transaction.
bfm.get_write_data_phase(write_trans, 0, last); //Note: array element 0
```

## get\_write\_response\_phase

This blocking task gets a write response phase previously created by the *create\_monitor\_transaction()* task.

It sets the *transaction\_done* field to 1 when the transaction completes to indicate the whole transaction is complete

None

## **Example**

Returns

```
// Declare a local variable to hold the transaction record.
axi4_transaction write_trans;

// Create a monitor transaction and assign it to the local
// write_trans variable.
write_trans = bfm.create_monitor_transaction();
....

// Get the write response phase of the write_trans transaction.
bfm.get_write_response_phase(write_trans);
```

# get\_read\_addr\_ready()

This blocking task returns the read address ready value of the *ARREADY* signal using the *ready* argument. It will block for one *ACLK* period.

```
// Get the ARREADY signal value
bfm.get_read_addr_ready();
```

# get\_read\_data\_ready()

This blocking task returns the read data ready value of the *RREADY* signal using the *ready* argument. It will block for one *ACLK* period.

```
// Get the value of the RREADY signal
bfm.get read data ready();
```

# get\_write\_addr\_ready()

This blocking task returns the write address ready value of the *AWREADY* signal using the *ready* argument. It will block for one *ACLK* period.

**Arguments** ready The value of the AWREADY signal.

Returns None

```
// Get the value of the AWREADY signal
bfm.get_write_addr_ready();
```

## get\_write\_data\_ready()

This blocking task returns the write data ready value of the *WREADY* signal using the *ready* argument. It will block for one *ACLK* period.

Returns None

```
// Get the value of the WREADY signal
bfm.get_write_data_ready();
```

# get\_write\_resp\_ready()

This blocking task returns the write response ready value of the *BREADY* signal using the *ready* argument. It will block for one *ACLK* period.

**Arguments** ready

The value of the BREADY signal.

Returns None

```
// Get the value of the BREADY signal
bfm.get_write_resp_ready();
```

## wait\_on()

This blocking task waits for an event(s) on the *ACLK* or *ARESETn* signals to occur before proceeding. An optional *count* argument waits for the number of events equal to *count* 

#### **Prototype**

```
task automatic wait on
                    axi4 wait e phase,
                    input int count = 1 //Optional
Arguments phase
                              Wait for:
                                 AXI4_CLOCK_POSEDGE
AXI4_CLOCK_NEGEDGE
                                  AXI4_CLOCK_ANYEDGE
                                  AXI4_CLOCK_0_TO_1
                                  AXI4_CLOCK_1_TO_0
                                  AXI4 RESET POSEDGE
                                 AXI4_RESET_NEGEDGE
AXI4_RESET_ANYEDGE
AXI4_RESET_0_TO_1
AXI4_RESET_1_TO_0
                count
                              (Optional) Wait for a number of events to occur set by count.
                              (default = 1)
Returns
                None
```

```
bfm.wait_on(AXI4_RESET_POSEDGE);
bfm.wait_on(AXI4_CLOCK_POSEDGE,10);
```

# **Helper Functions**

AMBA AXI protocols typically provide a start address only in a transaction, with the following addresses for each byte of a data beat calculated using the size, length, and type transaction fields. Helper functions provide you with a simple interface to set and get address/data values.

# get\_write\_addr\_data()

This nonblocking function returns the actual address *addr* and *data* of a particular byte in a write data beat. It is used in a monitor test program as a helper function to store a byte of data at a particular address in the monitor memory. If the corresponding *index* does not exist, then this function returns *false*, otherwise it returns *true*.

```
Prototype
              function bit get write addr data
                 input axi4 transaction trans,
                 input int index = 0,
                 output bit [((AXI4 ADDRESS WIDTH) - 1) : 0] addr[],
                 output bit [7:0] data[]
              );
Arguments
                          The axi4_transaction record.
             trans
              index
                          Array element number.
                          Note: '0' for AXI4-Lite
              addr
                          Write address array
              data
                          Write data array
Returns
              bit
                          Flag to indicate existence of index array element;
                             0 = array element non-existent.
                             1 = array element exists.
```

```
bfm.get write addr data(write trans, 0, addr, data);
```

# get\_read\_addr()

This nonblocking function returns the actual address *addr* of a particular index in a read transaction. It is used in a monitor test program as a helper function to return the address of a byte of data in the monitor memory. If the corresponding *index* does not exist, then this function returns *false*, otherwise it returns *true*.

```
Prototype
               function bit get read addr
                   input axi4_transaction trans,
input int index = 0,
                   output bit [((AXI4_ADDRESS_WIDTH) - 1) : 0]
               );
Arguments
                              The axi4_transaction record.
               trans
                              Array element number.
               index
                              Note: '0' for AXI4-Lite
               addr
                              Read address array
Returns
               bit
                              Flag to indicate existence of index array element;
                                 0 = array element non-existent.
                                 1 = array element exists.
```

```
bfm.get read addr(read trans, 0, addr);
```

# set\_read\_data()

This nonblocking function sets the read data in the *axi4\_transaction* record *data\_words* field. It is used in a monitor test program as a helper function to read from the monitor memory given the address *addr*, data beat *index*, and the read *data* arguments.

```
function bit set read addr data
Prototype
                   input axi4_transaction trans,
input int index = 0,
                   input bit [((AXI4_ADDRESS_WIDTH) - 1) : 0] addr[],
input bit [7:0] data[]
                );
Arguments trans
                             The axi4_transaction record.
                index
                             (Optional) Array element number.
                             Note: '0' for AXI4-Lite
                addr
                             Read address array
                data
                             Read data array
Returns
                None
```

```
bfm.set_read_data(read_trans, 0, addr, data);
```

# **Chapter 6 SystemVerilog Tutorials**

This chapter discusses how to use the Mentor Verification IP Altera Edition master and slave BFMs to verify slave and master DUT components.

In the Verifying a Slave DUT tutorial the slave is an on-chip RAM model that is verified using a master BFM and test program.

In the Verifying a Master DUT tutorial the master issues simple write and read transactions that are verified using a slave BFM and test program.

Following this top-level discussion of how you verify a master and a slave component using the Mentor Verification IP Altera Edition is a brief example of how to run Qsys, the powerful system integration tool in Quartus® II software. This procedure shows you how to use Qsys to create a top-level DUT environment. For more details on this example, refer to "Getting Started with Qsys and the BFMs" on page 655.

# **Verifying a Slave DUT**

A slave DUT component is connected to a master BFM at the signal-level. A master test program, written at the transaction-level, generates stimulus via the master BFM to verify the slave DUT. Figure 6-1 illustrates a typical top-level testbench environment.




Figure 6-1. Slave DUT Top-level Testbench Environment

In this example the master test program also compares the written data with that read back from the slave DUT, reporting the result of the comparison.

A top-level file instantiates and connects all the components required to test and monitor the DUT, and controls the system clock (*ACLK*) and reset (*ARESETn*) signals.

## **BFM Master Test Program**

A master test program using the master BFM API is capable of creating a wide range of stimulus scenarios to verify a slave DUT. However, this tutorial restricts the master BFM stimulus to write transactions followed by read transactions to the same address, and then compares the read data with the previously written data. For a complete code listing of this master test program, refer to "SystemVerilog Master BFM Test Program" on page 353

The master test program contains:

- A Configuration and Initialization that creates and executes read and write transactions.
- Tasks *handle\_write\_resp\_ready()* and *handle\_read\_data\_ready()* to handle the delay of the write response channel *BREADY* signal and the read data channel *RREADY* signals, respectively.
- Variables m\_wr\_resp\_phase\_ready\_delay and m\_rd\_data\_phase\_ready\_delay to set the delay of the BREADY and RREADY signals
- A *master\_ready\_delay\_mode* variable to configure the behavior of the handshake signals \**VALID* to \**READY* delay.

The following sections described the main tasks and variables:

#### master\_ready\_delay\_mode

The *master\_ready\_delay\_mode* variable holds the configuration that defines the starting point of any delay applied to the *RREADY* and *BREADY* signals. It can be configured to the enumerated type values of *AXI4\_VALID2READY* (default) or *AXI4\_TRANS2READY*.

The default configuration (*master\_ready\_delay\_mode* = *AXI4\_VALID2READY*) corresponds to the delay measured from the positive edge of *ACLK* when \**VALID* is asserted. Figure 6-2 shows how to achieve a \**VALID* before \**READY* handshake, respectively.




Figure 6-2. master\_ready\_delay\_mode = AXI4\_VALID2READY

The nondefault configuration ( $master\_ready\_delay\_mode = AXI4\_TRANS2READY$ ) corresponds to the delay measured from the completion of a previous transaction phase (\*VALID and \*READY both asserted). Figure 6-3 shows how to achieve a \*READY before \*VALID handshake.




Figure 6-3. master\_ready\_delay\_mode = AXI4\_TRANS2READY

Example 6-1 shows the configuration of the *master\_ready\_delay\_mode* to its default value.

#### Example 6-1. master\_ready\_delay\_mode

```
// Enum type for master ready delay mode
// AXI4_VALID2READY - Ready delay for a phase will be applied from
// start of phase (Means from when VALID is asserted).
// AXI4_TRANS2READY - Ready delay will be applied from the end of
// previous phase. This might result in ready before valid.
typedef enum bit
{
    AXI4_VALID2READY = 1'b0,
    AXI4_TRANS2READY = 1'b1
} axi4_master_ready_delay_mode_e;

// Master ready delay mode selection : default it is VALID2READY
axi4_master_ready_delay_mode_e master_ready_delay_mode =
AXI4_VALID2READY;
```

#### m\_wr\_resp\_phase\_ready\_delay

The *m\_wr\_resp\_phase\_ready\_delay* variable holds the *BREADY* signal delay. The delay value extends the length of the write response phase by a number of *ACLK* cycles. The starting point of the delay is determined by the *master\_ready\_delay\_mode* variable configuration.

Example 6-2 shows the AWREADY signal delayed by 2 ACLK cycles. You can edit this variable to change the AWREADY signal delay.

#### Example 6-2. m\_wr\_resp\_phase\_ready\_delay

```
// Variable : m_wr_resp_phase_ready_delay
int m_wr_resp_phase_ready_delay = 2;
```

#### m\_rd\_data\_phase\_ready\_delay

The *m\_rd\_data\_phase\_ready\_delay* variable holds the *RREADY* signal delay. The delay value extends the length of each read data phase (beat) by a number of *ACLK* cycles. The starting point of the delay is determined by the *master\_ready\_delay\_mode* variable configuration.

Example 6-3 shows the *RREADY* signal delayed by 2 *ACLK* cycles. You can edit this variable to change the *RREADY* signal delay.

#### Example 6-3. m\_rd\_data\_phase\_ready\_delay

```
// Variable : m_rd_data_phase_ready_delay
int m_rd_data_phase_ready_delay = 2;
```

#### **Configuration and Initialization**

In an *initial* block the master test program defines the transaction variable *trans* of type *axi4\_transaction* which hold the record of each transaction during its lifetime, as shown in Example 6-4. The initial wait for the *ARESETn* signal to be deactivated, followed by a positive *ACLK* edge, satisfies the protocol requirement detailed in section A3.1.2 of the Protocol Specification.

#### **Example 6-4. Configuration and Initialization**

```
initial
begin
    axi4_transaction trans;
    bit [AXI4_WDATA_WIDTH-1:0] data_word;

bfm.set_config(AXI4_CONFIG_AXI4LITE_axi4,1);

    /**************
    ** Initialization **
    **************
    bfm.wait_on(AXI4_RESET_0_TO_1);
    bfm.wait_on(AXI4_CLOCK_POSEDGE);
```

#### Write Transaction Creation and Execution

To generate AXI4 protocol traffic the Master Test Program must create the transaction *trans* before executing it. The code excerpt in Example 6-5 calls the *create\_write\_transaction()* function, providing only the start address argument of the transaction.

This example has an AXI4 data bus width of 32-bits; therefore a single beat of data conveys 4-bytes across the data bus. The call to the <code>set\_data\_words()</code> function sets the <code>data\_words</code> transaction field with the value of 1 on byte lane 1, resulting in a value of 32'h0000\_0100. However, the AXI4 protocol permits narrow transfers with the use of the write strobes signal <code>WSTRB</code> to indicate which byte lane contains valid write data, and therefore indicates to the slave <code>DUT</code> which data byte lane will be written into memory. Similarly, you can call the <code>set\_write\_strobes()</code> function to set the <code>write\_strobes</code> transaction field with the value of 4'b0010, indicating that only valid data is being transferred on byte lane 1. The write transaction <code>trans</code> then executes on the protocol signals by calling the <code>execute\_transaction()</code> function.

All other write transaction fields default to legal protocol values (see *create\_write\_transaction()* for details).

#### **Example 6-5. Write Transaction Creation and Execution**

```
/****************
** Traffic generation: **
*******************
// 4 x Writes
// Write data value 1 on byte lanes 1 to address 1.
trans = bfm.create_write_transaction(1);
trans.set_data_words(32'h0000_0100);
trans.set_write_strobes(4'b0010);
$display ( "@ %t, master_test_program: Writing data (1) to address (1)",
$time);
// By default it will run in Blocking mode
bfm.execute_transaction(trans);
```

In the complete Master Test Program, three subsequent write transactions are created and executed in a similar manner to that shown in Example 6-5. See "SystemVerilog Master BFM Test Program" on page 353 for details.

#### **Read Transaction Creation and Execution**

The code excerpt in Example 6-6 reads the data that has been previously written into the slave memory. The Master Test Program first creates a read transaction *trans* by calling the *create\_read\_transaction()* function, providing only the start address argument.

The read data is obtained by calling the *get\_data\_words* function to get the *data\_words* transaction field value. The result of the read data is compared with the expected data—and a message displays the transcript.

#### **Example 6-6. Read Transaction Creation and Execution**

```
// Read data from address 1.
trans = bfm.create_read_transaction(1);

bfm.execute_transaction(trans);
if (trans.get_data_words == 32'h0000_0100)
    $display ( "@ %t, master_test_program: Read correct data (1) at address (1) ", $time);
else
    $display ( "@ %t master_test_program: Error: Expected data (1) at address 1, but got %d", $time, trans.get_data_words);
```

In the complete Master Test Program, three subsequent read transactions are created and executed in a similar manner to that shown in Example 6-6. "SystemVerilog Master BFM Test Program" on page 353 listing for details.

#### handle\_write\_resp\_ready()

The *handle\_write\_resp\_ready()* task handles the *BREADY* signal for the write response channel. In a *forever* loop it delays the assertion of the *BREADY* signal based on the settings of the *master\_ready\_delay\_mode* and *m\_wr\_resp\_phase\_ready\_delay* as shown in Example 6-7.

If the *master\_delay\_ready\_mode* = *AXI4\_VALID2READY* then the *BREADY* signal is immediately deasserted using the nonblocking call to the *execute\_write\_resp\_ready()* task and waits for a write channel response phase to occur with a call to the blocking *get\_write\_response\_cycle()* task. A received write response phase indicates that the *BVALID* signal has been asserted, triggering the starting point for the delay of the *BREADY* signal by the number of *ACLK* cycles defined by *m\_wr\_resp\_phase\_ready\_delay*. After the delay another call to the *execute\_write\_resp\_ready()* task to assert the *BREADY* signal completes the *BREADY* handling. The *seen\_valid\_ready* flag is set to indicate the end of a response phase when both *BVALID* and *BREADY* are asserted, and the completion of the write transaction.

If the *master\_delay\_ready\_mode* = *AXI4\_TRANS2READY*, then a check of the *seen\_valid\_ready* flag is performed to indicate that a previous write transaction has completed. If a write transaction is still active (indicated by either *BVALID* or *BREADY* not asserted) then the code waits until the previous write transaction has completed. The *BREADY* signal is deasserted using the nonblocking call to the *execute\_write\_resp\_ready()* task and waits for the number of *ACLK* cycles defined by *m\_wr\_resp\_phase\_ready\_delay*. A nonblocking call to the *execute\_write\_resp\_ready()* task to assert the *BREADY* signal completes the *BREADY* handling. The *seen\_valid\_ready* flag is cleared to indicate that only *BREADY* has been asserted.

#### Example 6-7. handle\_write\_resp\_ready()

```
// Task : handle write resp ready
// This method assert/de-assert the write response channel ready signal.
// Assertion and de-assertion is done based on following variable's value:
// m wr resp phase ready delay
// master ready delay mode
task automatic handle write resp ready;
  bit seen valid ready;
   int tmp ready delay;
   axi4 master ready delay mode e tmp mode;
   forever
   begin
      wait(m wr resp phase ready delay > 0);
      tmp ready delay = m wr resp phase ready delay;
                      = master ready delay mode;
      tmp mode
      if (tmp mode == AXI4 VALID2READY)
      begin
            bfm.execute write resp ready(1'b0);
         join none
         bfm.get write response cycle;
         repeat (tmp ready delay - 1) bfm.wait on (AXI4 CLOCK POSEDGE);
         bfm.execute write resp ready(1'b1);
         seen valid ready = 1'b1;
      end
      else // AXI4 TRANS2READY
      begin
         if (seen valid ready == 1'b0)
         begin
               bfm.wait on(AXI4 CLOCK POSEDGE);
            while (!((bfm.BVALID === \overline{1}'b1) && (bfm.BREADY === 1'b1)));
         end
         fork
            bfm.execute write resp ready(1'b0);
         join none
         repeat (tmp ready delay) bfm.wait on (AXI4 CLOCK POSEDGE);
         fork
            bfm.execute write resp ready(1'b1);
         join none
         seen valid ready = 1'b0;
      end
   end
endtask
```

#### handle\_read\_data\_ready()

The <code>handle\_read\_data\_ready()</code> task handles the <code>RREADY</code> signal for the read data channel. It delays the assertion of the <code>RREADY</code> signal based on the settings of the <code>master\_ready\_delay\_mode</code> and <code>m\_rd\_data\_phase\_ready\_delay</code>. The <code>handle\_read\_data\_ready()</code> task code is similar in operation to the <code>handle\_write\_resp\_ready()</code> task. Refer to the "SystemVerilog Master BFM Test Program" on page 353 for the complete <code>handle\_read\_data\_ready()</code> code listing.

# **Verifying a Master DUT**

A master DUT component is connected to a slave BFM at the signal-level. A slave test program, written at the transaction-level, generates stimulus via the slave BFM to verify the master DUT. Figure 6-4 illustrates a typical top-level testbench environment.

Slave
Test
Program

Top-level File

Slave
BFM
Master
DUT

Figure 6-4. Master DUT Top-level Testbench Environment

In this example the slave test program is a simple memory model.

A top-level file instantiates and connects all the components required to test and monitor the DUT, and controls the system clock (*ACLK*) and reset (*ARESETn*) signals.

# **BFM Slave Test Program**

The Slave Test Program is a memory model that contains two APIs: a Basic Slave API Definition and an Advanced Slave API Definition.

The Basic Slave API Definition allows you to create a wide range of stimulus scenarios to test a master DUT. This API definition simplifies the creation of slave stimulus based on the default response of *OKAY* to master read and write transactions.

The Advanced Slave API Definition allows you to create additional response scenarios to transactions.

For a complete code listing of the slave test program, refer to "SystemVerilog Slave BFM Test Program" on page 358.

#### **Basic Slave API Definition**

The Basic Slave Test Program API contains:

- Functions that read and write a byte of data to Internal Memory include *do\_byte\_read()* and *do\_byte\_write()*, respectively.
- Functions <u>set\_read\_data\_valid\_delay()</u> and <u>set\_wr\_resp\_valid\_delay()</u> to configure the delay of the read data channel <u>RVALID</u>, and write response channel <u>BVALID</u> signals, respectively.
- Variables *m\_rd\_addr\_phase\_ready\_delay* and *m\_wr\_addr\_phase\_ready\_delay* to configure the delay of the read/write address channel *ARVALID/AWVALID* signals, and *m\_wr\_data\_phase\_ready\_delay* to configure the delay of the write response channel *BVALID* signal.
- A *slave\_ready\_delay\_mode* variable to configure the behavior of the handshake signals \**VALID* to \**READY* delay.
- Configuration variables *m\_max\_outstanding\_read\_trans* and *m\_max\_outstanding\_write\_trans* back-pressure a master from transmitting additional read and write transactions when the configured value has been reached.

#### **Internal Memory**

The internal memory for the slave is defined as a sparse array of 8-bits, so that each byte of data is stored as an address/data pair.

#### **Example 6-8. internal memory**

```
// Storage for a memory
bit [7:0] mem [*];
```

#### do\_byte\_read()

The *do\_byte\_read()* function, when called, will read a data byte from the Internal Memory *mem*, given an address location as shown below.

You can edit this function to modify the way the read data is extracted from the Internal Memory.

#### Example 6-9. do\_byte\_read()

```
// Function : do_byte_read
// Function to provide read data byte from memory at
// particular input address
function bit[7:0] do_byte_read(addr_t addr);
    return mem[addr];
endfunction
```

#### do\_byte\_write()

The *do\_byte\_write()* function, when called, writes a data byte to the Internal Memory *mem*, given an address location as shown below.

You can edit this function to modify the way the write data is stored in the Internal Memory.

#### Example 6-10. do\_byte\_write()

```
// Function : do_byte_write
// Function to write data byte to memory at particular
// input address
function void do_byte_write(addr_t addr, bit [7:0] data);
    mem[addr] = data;
endfunction
```

#### m\_rd\_addr\_phase\_ready\_delay

The *m\_rd\_addr\_phase\_ready\_delay* variable holds the *ARREADY* signal delay. The delay value extends the length of the read address phase by a number of *ACLK* cycles. The starting point of the delay is determined by the *slave\_ready\_delay\_mode* variable configuration.

Example 6-11 shows the ARREADY signal delayed by 2 ACLK cycles. You can edit this variable to change the ARREADY signal delay.

#### Example 6-11. m\_rd\_addr\_phase\_ready\_delay

```
// Variable : m_rd_addr_phase_ready_delay
int m_rd_addr_phase_ready_delay = 2;
```

#### m\_wr\_addr\_phase\_ready\_delay

The *m\_wr\_addr\_phase\_ready\_delay* variable holds the *AWREADY* signal delay. The delay value extends the length of the write address phase by a number of *ACLK* cycles. The starting point of the delay is determined by the *slave\_ready\_delay\_mode* variable configuration.

Example 6-12 shows the AWREADY signal delayed by 2 ACLK cycles. You can edit this variable to change the AWREADY signal delay.

#### Example 6-12. m\_wr\_addr\_phase\_ready\_delay

```
// Variable : m_wr_addr_phase_ready_delay
int m wr addr phase ready delay = 2;
```

#### m\_wr\_data\_phase\_ready\_delay

The *m\_wr\_data\_phase\_ready\_delay* variable holds the *WREADY* signal delay. The delay value extends the length of each write data phase (beat) in a write data burst by a number of *ACLK* cycles. The starting point of the delay is determined by the *slave\_ready\_delay\_mode* variable configuration.

Example 6-13 shows the WREADY signal delayed by 2 ACLK cycles. You can edit this function to change the WREADY signal delay.

#### Example 6-13. m\_wr\_data\_phase\_ready\_delay

```
// Variable : m_wr_data_phase_ready_delay
int m_wr_data_phase_ready_delay = 2;
```

#### set\_read\_data\_valid\_delay()

The  $set\_read\_data\_valid\_delay()$  function, when called, configures the RVALID signal to be delayed by a number of ACLK cycles with the effect of delaying the start of each read data phase (beat). The delay value of the RVALID signal is stored in the  $data\_valid\_delay$  transaction field.

Example 6-14 shows the *RVALID* signal delay incrementing by an *ACLK* cycle between each read data phase for the length of the burst. You can edit this function to change the *RVALID* signal delay.

#### Example 6-14. set\_read\_data\_valid\_delay()

```
// Function : set_read_data_valid_delay
// This is used to set read data phase valid delays to start driving
// read data/response phases after specified delay.
function void set_read_data_valid_delay(axi4_transaction trans);
    trans.set_data_valid_delay(2);
endfunction
```

#### set\_wr\_resp\_valid\_delay()

The *set\_wr\_resp\_valid\_delay()* function, when called, configures the *BVALID* signal to be delayed by a number of *ACLK* cycles with the effect of delaying the start of the write response phase. The delay value of the *BVALID* signal is stored in the *write\_response\_valid\_delay* transaction field.

Example 6-15 shows the *BVALID* signal delay set to 2 *ACLK* cycles. You can edit this function to change the *BVALID* signal delay.

#### Example 6-15. set\_wr\_resp\_valid\_delay()

```
// Function : set_wr_resp_valid_delay
// This is used to set write response phase valid delay to start
// driving write response phase after specified delay.
function void set_wr_resp_valid_delay(axi4_transaction trans);
    trans.set_write_response_valid_delay(2);
endfunction
```

#### slave\_ready\_delay\_mode

The *slave\_ready\_delay\_mode* variable holds the configuration that defines the starting point of any delay applied to the \**READY* signals. It can be configured to the enumerated type values of *AXI4 VALID2READY* (default) or *AXI4 TRANS2READY*.

The default configuration (*slave\_ready\_delay\_mode* = *AXI4\_VALID2READY*) corresponds to the delay measured from the positive edge of *ACLK* when \**VALID* is asserted. Figure 6-5 shows how to achieve a \**VALID* before \**READY* handshake.




Figure 6-5. slave\_ready\_delay\_mode = AXI4\_VALID2READY

The nondefault configuration (*slave\_ready\_delay\_mode* = *AXI4\_TRANS2READY*) corresponds to the delay measured from the completion of a previous transaction phase (\**VALID* and \**READY* both asserted). Figure 6-6 shows how to achieve a \**READY* before \**VALID* handshake.




Figure 6-6. slave\_ready\_delay\_mode = AXI4\_TRANS2READY

Example 6-16 shows the configuration of the *slave\_ready\_delay\_mode* to its default value.

#### Example 6-16. slave\_ready\_delay\_mode

```
// Enum type for slave ready delay mode
  // AXI4 VALID2READY - Ready delay for a phase will be applied from
                        start of phase (Means from when VALID is asserted).
  // AXI4 TRANS2READY - Ready delay will be applied from the end of
  //
                        previous phase. This might result in ready before
valid.
  typedef enum bit
    AXI4 VALID2READY = 1'b0,
    AXI4 TRANS2READY = 1'b1
  } axi4 slave ready delay mode e;
// Slave ready delay mode seclection : default it is AXI4 VALID2READY
axi4 slave ready delay mode e slave ready delay mode = AXT4 VALID2READY;
  In addition to the above variables and procedures, you can configure other aspects of the
  AXI4-Lite Slave BFM by using the procedures: "set_config()" on page 54 and
  "get config()" on page 55.
```


#### **Using the Basic Slave Test Program API**

There are a set of tasks and functions that you can use to create stimulus scenarios based on a memory-model slave with a minimal amount of editing, as described in the Basic Slave API Definition section.

Consider the following configurations when using the slave test program.

- *m\_max\_outstanding\_read\_trans* The maximum number of outstanding (incomplete) read transactions that can be initiated by a master test program before the slave test program applies back-pressure to the master by deasserting the *ARREADY* signal. When subsequent read transactions complete, then the slave test program asserts *ARREADY*.
- *m\_max\_outstanding\_write\_trans* The maximum number of outstanding (incomplete) write transactions that can be initiated by a master test program before the slave test program applies back-pressure to the master by deasserting the *AWREADY* signal. When subsequent read transactions complete, then the slave test program asserts *AWREADY*.

#### **Advanced Slave API Definition**



The remaining section of this tutorial presents a walk-through of the Advanced Slave API in the slave test program. It consists of four main tasks, <code>process\_read()</code>, <code>process\_write()</code>, <code>handle\_read()</code>, and <code>handle\_write()</code> in the slave test program, as shown in Figure 6-7. There are additional <code>handle\_write\_addr\_ready()</code>, <code>handle\_read\_addr\_ready()</code> and <code>handle\_write\_data\_ready()</code> tasks to handle the handshake <code>AWREADY</code>, <code>ARREADY</code> and <code>WREADY</code> signals, respectively.

The Advanced Slave API is capable of handling pipelined transactions. Pipelining can occur when a transaction starts before a previous transaction has completed. Therefore, a write transaction that starts before a previous write transaction has completed can be pipelined. Figure 6-7 shows the write channel with three concurrent *write\_trans* transactions, whereby the *get\_write\_addr\_phase[2]*, *get\_write\_data\_phase[1]* and *execute\_write\_response\_phase[0]* are concurrently active on the write address, data and response channels, respectively.

Similarly, a read transaction that starts before a previous read transaction has completed can be pipelined. Figure 6-7 shows the read channel with two concurrent *read\_trans* transactions, whereby the *get\_read\_addr\_phase[1]* and *execute\_read\_data\_phase[0]* are concurrently active on the read address and data channels, respectively.




Figure 6-7. Slave Test Program Advanced API Tasks

#### initial block

In an *initial* block, the slave test program configures the maximum number of outstanding read and write transactions before waiting for the *ARESETn* signal to be deactivated. The following positive edge of *ACLK* starts the processing of any read or write transactions, and the handling of the channel \**READY* signals in a fork-join block, as shown in Example 6-17 below.

#### **Example 6-17. Initialization and Transaction Processing**

```
initial
begin
    // Initialisation

bfm.set_config(AXI4_CONFIG_AXI4LITE_axi4,1);

bfm.wait_on(AXI4_RESET_0_TO_1);
bfm.wait_on(AXI4_CLOCK_POSEDGE);

// Traffic generation
    fork
       process_read;
       process_write;
       handle_write_addr_ready;
       handle_read_addr_ready;
       handle_write_data_ready;
       join
end
```

#### process\_read()

The *process\_read()* task loops forever, processing read transactions as they occur from the master. A local transaction variable *read\_trans* of type *axi4\_transaction* is defined to hold a record of the read transaction while it is being processed. A slave transaction is created by calling the *create\_slave\_transaction()* function and assigned to the *read\_trans* record.

The subsequent *fork-join\_none* block performs a nonblocking statement so that the *process\_read()* task can begin again to create another read transaction record and get another read address phase before the current read transaction has completed. This permits concurrent read transactions to occur if the master issues a series of read address phases before any previous read transactions have completed.

In the *fork-join\_none* block, the *read\_trans* record is passed into the *handle\_read()* function via the variable t.

#### Example 6-18. process\_read()

```
// Task : process read
// This method keep receiving read address phase and calls another
// method to process received transaction.
task process read;
  forever
  begin
    axi4 transaction read trans;
    read trans = bfm.create slave transaction();
    bfm.get read addr phase(read trans);
    fork
        automatic axi4 transaction t = read trans;
        handle read(t);
      end
    join none
    #0;
endtask
```

#### handle\_read()

The *handle\_read()* task gets the data from the Internal Memory as a phase (beat). The *read\_trans* argument contains the record of the read transaction up to the point of this task call, namely the content of the read address phase.

The call to <u>set\_read\_data\_valid\_delay()</u> configures the *RVALID* signal delay for each phase (beat).

In a *loop* the call to the *get\_read\_addr()* helper function returns the actual address addr for a particular byte location. This byte address is used to read the data byte from Internal Memory with the call to the *do\_byte\_read()* function, assigning the local *mem\_data* variable with read data *do\_byte\_read()*. The call to the *set\_read\_data()* helper function sets the byte with in the read transaction record. The loop continues reading and setting the read data from internal memory for the whole of the read data phase (beat).

The read data phase is executed over the protocol signals by calling the *execute\_read\_data\_phase()*.

#### Example 6-19. handle\_read

```
// Task : handle_read
  // This method reads data from memory and send read data/response either
at
  // burst or phase level depending upon slave working mode.
  task automatic handle_read(input axi4_transaction read_trans);
  addr_t addr[];
  bit [7:0] mem_data[];

  set_read_data_valid_delay(read_trans);
  void'(bfm.get_read_addr(read_trans, 0, addr));

  mem_data = new[addr.size()];
  for(int j = 0; j < addr.size(); j++)
      mem_data[j] = do_byte_read(addr[j]);

  bfm.set_read_data(read_trans, 0, addr, mem_data);
  bfm.execute_read_data_phase(read_trans);
  endtask</pre>
```

#### process\_write()

The processing of write transactions in the slave test program works in a similar way as that previously described for the *process\_read()* task.

#### Example 6-20. process\_write

```
// Task : process write
// This method keep receiving write address phase and calls another
// method to process received transaction.
task process write;
  forever
 begin
    axi4_transaction write_trans;
    write trans = bfm.create slave transaction();
    bfm.get write addr phase(write trans);
    fork
      begin
        automatic axi4 transaction t = write trans;
        handle write(t);
      end
    join none
    #0;
  end
endtask
```

#### handle\_write()

The *handle\_write()* task works in a similar way as that previously described for the *handle\_read()* task. The main difference is that the write transaction handling gets the write data phase and stores it in the slave test program Internal Memory, and adhering to the state of the *WSTRB* write strobes signal. There is an additional write response phase that is required for the write response channel, as shown in Example 6-21below.

#### Example 6-21. handle\_write()

```
// Task : handle_write
  // This method receive write data burst or phases for write transaction
  // depending upon slave working mode, write data to memory and then send
  // response
  task automatic handle_write(input axi4_transaction write_trans);
   addr_t addr[];
   bit [7:0] data[];
  bit last;

bfm.get_write_data_phase(write_trans,0,last);

void'(bfm.get_write_addr_data(write_trans, 0, addr, data));
  for (int j = 0; j < addr.size(); j++)
      do_byte_write(addr[j], data[j]);

set_wr_resp_valid_delay(write_trans);
  bfm.execute_write_response_phase(write_trans);
  endtask</pre>
```

#### handle\_write\_addr\_ready()

The *handle\_write\_addr\_ready()* task handles the *AWREADY* signal for the write address channel. In a forever loop it delays the assertion of the *AWREADY* signal based on the settings of the *slave\_ready\_delay\_mode* and *m\_wr\_resp\_phase\_ready\_delay* as shown in Example 6-22 below.

If the <code>slave\_delay\_ready\_mode = AXI4\_VALID2READY</code> then the <code>AWREADY</code> signal is deasserted using the nonblocking call to the <code>execute\_write\_data\_ready()</code> task and waits for a write channel address phase to occur with a call to the blocking <code>get\_write\_addr\_cycle()</code> task. A received write address phase indicates that the <code>AWVALID</code> signal has been asserted, triggering the starting point for the delay of the <code>AWREADY</code> signal by the number of <code>ACLK</code> cycles defined by <code>m\_wr\_addr\_phase\_ready\_delay</code>. Another call to the <code>execute\_write\_addr\_ready()</code> task to assert the <code>AWREADY</code> signal completes the <code>AWREADY</code> handling. The <code>seen\_valid\_ready</code> flag is set to indicate the end of a address phase when both <code>AWVALID</code> and <code>AWREADY</code> are asserted.

If the <code>slave\_delay\_ready\_mode = AXI4\_TRANS2READY</code> then a check of the <code>seen\_valid\_ready</code> flag is performed to indicate that a previous write address phase has completed. If a write address phase is still active (indicated by either <code>AWVALID</code> or <code>AWREADY</code> not asserted) then the code waits until the previous write address phase has completed. The <code>AWREADY</code> signal is then deasserted using the nonblocking call to the <code>execute\_write\_addr\_ready()</code> task and waits for the

120

number of *ACLK* cycles defined by *m\_wr\_addr\_phase\_ready\_delay*. A nonblocking call to the *execute\_write\_addr\_ready()* task to assert the *AWREADY* signal completes the *AWREADY* handling. The *seen\_valid\_ready* flag is cleared to indicate that only *AWREADY* has been asserted.

#### Example 6-22. handle\_write\_addr\_ready()

```
// Task : handle write addr ready
  // This method assert/de-assert the write address channel ready signal.
  // Assertion and de-assertion is done based on
m wr addr phase ready delay
  task automatic handle write addr ready;
   bit seen valid ready;
    int tmp ready delay;
    axi4 slave ready delay mode e tmp mode;
    forever
    begin
      wait(m wr addr phase ready delay > 0);
      tmp ready delay = m wr addr phase ready delay;
      tmp mode
                      = slave ready delay mode;
      if (tmp mode == AXI4 VALID2READY)
      begin
        fork
          bfm.execute write addr ready(1'b0);
        join none
        bfm.get write addr cycle;
        repeat(tmp ready delay - 1) bfm.wait on(AXI4 CLOCK POSEDGE);
        bfm.execute write addr ready(1'b1);
        seen valid ready = 1'b1;
      end
      else
           // AXI4 TRANS2READY
      begin
        if (seen valid ready == 1'b0)
        begin
            bfm.wait on(AXI4 CLOCK POSEDGE);
          while (!((bfm.AWVALID === 1'b1) && (bfm.AWREADY === 1'b1)));
        end
          bfm.execute write addr ready(1'b0);
        join none
        repeat(tmp ready delay) bfm.wait on(AXI4 CLOCK POSEDGE);
        fork
          bfm.execute write addr ready(1'b1);
        join none
        seen valid ready = 1'b0;
      end
    end
  endtask
```

#### handle\_read\_addr\_ready()

The <code>handle\_read\_addr\_ready()</code> task handles the <code>ARREADY</code> signal for the read address channel. In a forever loop, it delays the assertion of the <code>ARREADY</code> signal based on the settings of the <code>slave\_ready\_delay\_mode</code> and <code>m\_rd\_addr\_phase\_ready\_delay</code>. The <code>handle\_read\_addr\_ready()</code> task code is similar in operation to the <code>handle\_write\_addr\_ready()</code> task. Refer to the "SystemVerilog Slave BFM Test Program" on page 358 for the complete <code>handle\_read\_addr\_ready()</code> code listing.

#### handle\_write\_data\_ready()

The <code>handle\_write\_data\_ready()</code> task handles the <code>WREADY</code> signal for the write data channel. In a forever loop it delays the assertion of the <code>WREADY</code> signal based on the settings of the <code>slave\_ready\_delay\_mode</code> and <code>m\_wr\_data\_phase\_ready\_delay</code>. The <code>handle\_write\_data\_ready()</code> task code is similar in operation to the <code>handle\_write\_addr\_ready()</code> task. Refer to the "SystemVerilog Slave BFM Test Program" on page 358 for the complete <code>handle\_write\_data\_ready()</code> code listing.

# Chapter 7 VHDL API Overview

This section describes the VHDL Application Programming Interface (API) procedures for all the BFM (master, slave, and monitor) components. For each BFM, you can configure protocol transaction fields that execute on the protocol signals and control the operational transaction fields that permit delays between the handshake signals for each of the five address, data, and response channels.

In addition, each BFM API has procedures that wait for certain events to occur on the system clock and reset signals, and procedures to get and set information about a particular transaction.

# The VHDL API is built on the SystemVerilog API. An internal VHDL to SystemVerilog (SV) wrapper casts the VHDL BFM API procedure calls to the SystemVerilog BFM API tasks and functions.




Figure 7-1. VHDL BFM Internal Structure

Notes: 1. Refer to the create\*\_transaction()

- 2. Refer to the execute\_transaction(), execute\*\_phase()
- 3. Refer to the get\*()

# Configuration

Configuration sets timeout delays, error reporting, and other attributes of the BFM.

Each BFM has a *set\_config()* procedure that sets the configuration of the BFM. Refer to the individual BFM API for valid details.

Each BFM has a *get\_config()* procedure that returns the configuration of the BFM. Refer to the individual BFM API for details.

#### set\_config()

For example, the following test program code sets the burst timeout factor for a transaction in the master BFM:

In the above example, the *bfm\_index* specifies the BFM.

### get\_config()

For example, the following test program code gets the protocol signal hold time in the master BFM:

In the above example, the *bfm\_index* specifies the BFM.

# **Creating Transactions**

To transfer information between a master BFM and slave DUT over the protocol signals a transaction must be created in the master test program. Similarly, to transfer information between a master DUT and a slave BFM a transaction must be created in the slave test program. To monitor the transfer of information using a monitor BFM, a transaction is created in the monitor test program.

Creating a transaction also creates a Transaction Record that exists for the life of the transaction. This transaction record can be accessed by the BFM test program during the life of the transaction as it transfers information between the master and slave.

#### **Transaction Record**

The transaction record contains transaction fields. There are two main types of transaction fields, *protocol* and *operational*.

Protocol fields hold transaction information that is transferred over the protocol signals. For example, the *prot* field is transferred over the *AWPROT* protocol signals during a write transaction.

Operational fields hold information about how and when the transaction is transferred. Their content is not transferred over protocol signals. For example, the *operation\_mode* field controls the blocking/nonblocking operation of the transaction, but is not transferred over the protocol signals.

#### **Transaction Definition**

The transaction record exists as a SystemVerilog class definition in each BFM. Example 7-1 below shows the definition of the *axi4\_transaction* class members that form the transaction record.

#### **Example 7-1. AXI4-Lite Transaction Definition**

```
// Global Transaction Class
class axi4 transaction;
    // Protocol
    axi4 rw e read or write;
    bit [(( MAX AXI4 ADDRESS WIDTH) - 1):0] addr;
    axi4 prot e prot;
    bit [3:0] region; // Not supported in AXI4-Lite
    axi4 size e size; // Not supported in AXI4-Lite
    axi4 burst e burst; // Not supported in AXI4-Lite
    axi4 lock e lock; // Not supported in AXI4-Lite
    axi4 cache e cache; // Not supported in AXI4-Lite
    bit [3:0] qos; // Not supported in AXI4-Lite
    bit [((`MAX AXI4 ID WIDTH) - 1):0] id // Not supported in AXI4-Lite;
    bit [7:0] burst length;
    bit [((`MAX_AXI4_USER_WIDTH) - 1):0] addr_user; // Not supported in
AXI4-Lite
    bit [(((('MAX AXI4 RDATA WIDTH > 'MAX AXI4 WDATA WIDTH) ?
`MAX AXI4 RDATA WIDTH : `MAX AXI4 WDATA WIDTH) - 1):0] data words [];
    bit [(((`MAX AXI4 WDATA WIDTH / 8)) - 1):0] write strobes [];
    axi4 response e resp[];
    int address valid delay;
    int data valid delay[];
    int write response valid delay;
    int address ready delay;
    int data ready delay[];
    int write response ready delay;
    // Housekeeping
    bit gen write strobes = 1'b1;
    axi4 operation mode e operation mode = AXI4 TRANSACTION BLOCKING;
    axi4 write data mode e write data mode = AXI4 DATA AFTER ADDRESS;
    bit data beat done[]; // Not supported in AXI4-Lite
    bit transaction done;
endclass
```

Note

The  $axi4\_transaction$  class code above is shown for information only. Access to each transaction record during its lifetime is performed via the various set\*() and get\*() procedures detailed later in this chapter.

Table 7-1 describes the transaction fields in the transaction record.

#### Table 7-1. Transaction Fields

# Transaction Field Description

#### **Protocol Transaction Fields**

addr A bit vector (of length equal to the ARADDR/AWADDR signal

bus width) to hold the start *address* of the first transfer (beat) of a transaction. The *addr* value is transferred over the *ARADDR* 

or AWADDR signals for a read or write transaction,

respectively.

prot An enumeration to hold the *protection* type of a transaction.

The types of protection are:

AXI4\_NORM\_SEC\_DATA (default)
AXI4\_PRIV\_SEC\_DATA
AXI4\_NORM\_NONSEC\_DATA
AXI4\_PRIV\_NONSEC\_DATA
AXI4\_NORM\_SEC\_INST
AXI4\_PRIV\_SEC\_INST
AXI4\_NORM\_NONSEC\_INST
AXI4\_PRIV\_NORM\_NONSEC\_INST
AXI4\_PRIV\_NONSEC\_INST

The *prot* value is transferred over the *ARPROT* or *AWPROT* signals for a read or write transaction, respectively.

signals for a read of write transaction, respectively.

data\_words A bit vector (of length equal to the greater of the

RDATA/WDATA signal bus widths) to hold the *data words* of the payload. A *data\_words* is transferred over the RDATA or WDATA signals per beat of the read or write data channel,

respectively.

write\_strobes A bit vector (of length equal to the WDATA signal bus width

divided by 8) to hold the write strobes. A write\_strobes is transferred over the WSTRB signals per beat of the write data

channel.

resp An enumeration array to hold the *responses* of a transaction.

The types of *response* are:

AXI4\_OKAY; AXI4\_SLVERR; AXI4\_DECERR;

A *resp* value is transferred over the *RRESP* signals per beat of the read data channel, and over the *BRESP* signals for a write transaction, respectively.

#### **Operational Transaction Fields**

read\_or\_write An enumeration to hold the *read or write* control flag. The types

of read\_or\_write are:

AXI4\_TRANS\_READ AXI4\_TRANS\_WRITE

address\_valid\_delay An integer to hold the delay value of the address channel

AWVALID and ARVALID signals (measured in ACLK cycles)

for a read or write transaction, respectively.

**Table 7-1. Transaction Fields (cont.)** 

Transaction Field	Description
data_valid_delay	An integer to hold the delay values of the data channel WVALID and RVALID signals (measured in ACLK cycles) for a read or write transaction, respectively.
write_response_valid_delay	An integer to hold the delay value of the write response channel <i>BVALID</i> signal (measured in <i>ACLK</i> cycles) for a write transaction.
address_ready_delay	An integer to hold the delay value of the address channel <i>AWREADY</i> and <i>ARREADY</i> signals (measured in <i>ACLK</i> cycles) for a read or write transaction, respectively.
data_ready_delay	An integer to hold the delay values of the data channel WREADY and RREADY signals (measured in ACLK cycles) for a read or write transaction, respectively.
write_response_ready_delay	An integer to hold the delay value of the write response channel <i>BREADY</i> signal (measured in <i>ACLK</i> cycles) for a write transaction.
gen_write_strobes	Automatically correct write strobes flag. Refer to Automatic Correction of Byte Lane Strobes for details.
operation_mode	An enumeration to hold the <i>operation mode</i> of the transaction. The two types of <i>operation_mode</i> are:
	AXI4_TRANSACTION_NON_BLOCKING AXI4_TRANSACTION_BLOCKING
write_data_mode	(AXI3) An enumeration to hold the <i>write data mode</i> control flag. The types of <i>write_data_mode</i> are:
	AXI4_DATA_AFTER_ADDRESS AXI4_DATA_WITH_ADDRESS
transaction_done	A bit to hold the <i>done</i> flag for a transaction when it has completed.

The master BFM API allows you to create a master transaction by providing only the address argument for a read, or write, transaction. All other protocol transaction fields automatically default to legal protocol values to create a complete master transaction record. Refer to the <code>create\_read\_transaction()</code> and <code>create\_write\_transaction()</code> procedures for default protocol read and write transaction field values.

The slave BFM API allows you to create a slave transaction by providing no arguments. All protocol transaction fields automatically default to legal protocol values to create a complete slave transaction record. Refer to the *create\_slave\_transaction()* procedure for default protocol transaction field values.

The monitor BFM API allows you to create a slave transaction by providing no arguments. All protocol transaction fields automatically default to legal protocol values to create a complete slave transaction record. Refer to the *create\_monitor\_transaction()* procedure for default protocol transaction field values.

#### P

#### Note

If you change a protocol transaction field value from its default, it is then valid for all future transactions until a new value is set.

#### create\*\_transaction()

There are two master BFM API procedures available to create transactions, <code>create\_read\_transaction()</code> and <code>create\_write\_transaction()</code>, a <code>create\_slave\_transaction()</code> slave BFM API procedure, and a <code>create\_monitor\_transaction()</code> monitor BFM API procedure.

For example, to create a simple write transaction with a start address of 1, and a single data phase with a data value of 2, the master BFM test program would contain the following code:

```
-- Define local variables to hold the transaction ID
-- and data word.
variable tr_id: integer;
variable data_words: std_logic_vector(AXI4_MAX_BIT_SIZE-1 downto 0);

-- Create a master write transaction and set data_word value
create_write_transaction(1, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
data_words(31 downto 0) := x"00000200";
set_data_words(data_words, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
```

For example, to create a simple slave transaction the slave BFM test program would contain the following code:

```
-- Define a local variable write_trans to hold the transaction ID
variable write_trans : integer;
-- Create a slave transaction
create_slave_transaction(write_trans, bfm_index,
axi4 tr if 0(bfm index));
```

In the above examples, the *bfm index* specifies the BFM.

# **Executing Transactions**

Executing a transaction in a master/slave BFM test program initiates the transaction onto the protocol signals. Each master/slave BFM API has execution tasks that push transactions into the BFM internal transaction queues. Figure 7-1 on page 124 illustrates the internal BFM structure.

## execute\_transaction(), execute\*\_phase()

If the DUT is a slave then the *execute\_transaction()* procedure is called in the master BFM test program. If the DUT is a master then the *execute\*\_phase()* procedures are is called in the slave BFM test program.

For example, to execute a master write transaction the master BFM test program would contain the following code:

```
-- By default the execution of a transaction will block execute transaction(tr id, bfm index, axi4 tr if 2(bfm index));
```

For example, to execute a slave write response phase, the slave BFM test program would contain the following code:

```
-- By default the execution of a phase will block
execute_write_response_phase(write_trans, bfm_index,
axi4 tr if 2(bfm index));
```

In the above example, the *bfm\_index* specifies the BFM.

# **Waiting Events**

Each BFM API has procedures that block the test program code execution until an event has occurred.

The *wait\_on()* procedure blocks the test program until an *ACLK* or *ARESETn* signal event has occurred before proceeding.

The *get\*\_transaction()*, *get\*\_phase()*, *get\*\_cycle()* procedures block the test program code execution until a complete transaction, phase or cycle has occurred, respectively.

#### wait\_on()

For example, a BFM test program can wait for the positive edge of the *ARESETn* signal using the following code:

```
-- Block test program execution until the positive edge of the clock wait on(AXI4 RESET POSEDGE, bfm index, axi4 tr if 0(bfm index));
```

In the above example, the *bfm\_index* specifies the BFM.

# get\*\_transaction(), get\*\_phase(), get\*\_cycle()

For example, a slave BFM test program can use a received write address phase to form the response of the write transaction. The test program gets the write address phase for the transaction by calling the <code>get\_write\_addr\_phase()</code> procedure. This task blocks until it has received the address phase, allowing the test program to then call the <code>execute\_write\_response\_phase()</code> procedure for the transaction, as shown in the slave BFM test program in <code>Example 7-2</code> below.

#### Example 7-2. Slave BFM Test Program Using <a href="mailto:get\_write\_addr\_phase">get\_write\_addr\_phase</a>()

```
create_slave_transaction(write_trans, bfm_index, axi4_tr_if_0(bfm_index));
get_write_addr_phase(write_trans, bfm_index, axi4_tr_if_0(bfm_index));
...
execute_write_response_phase(write_trans, bfm_index, AXI4_PATH_2,
axi4_tr_if_2(bfm_index));
```

In the above example, the *bfm index* specifies the BFM.



#### Note

Not all BFM APIs support the full complement of  $get*\_transaction()$ ,  $get*\_phase()$ ,  $get*\_cycle()$  tasks. Refer to the individual master, slave or monitor BFM API for details.

#### **Access Transaction Record**

Each BFM API has procedures that can access a complete, or partially complete, Transaction Record. The *set\*()* and *get\*()* procedures are used in a test program to set and get information from the transaction record.

#### **set\*()**

For example, to set the *WSTRB* write strobes signal in the Transaction Record of a write transaction, the master test program would use the *set\_write\_strobes()* procedure, as shown in the code below.

```
set write strobes(2, tr id, bfm index, axi4 tr if 0(bfm index));
```

In the above example, the *bfm\_index* specifies the BFM.

#### get\*()

For example, a slave BFM test program uses a received write address phase to get the *AWPROT* signal value from the Transaction Record, as shown in the slave BFM test program code below.

```
-- Wait for a write address phase;
get_write_addr_phase(slave_trans, bfm_index, axi4_tr_if_0(bfm_index));
...
-- Get the AWPROT signal value of the slave transaction
get prot(prot value, slave trans, bfm index, axi4 tr if 0(bfm index));
```

In the above example, the *bfm index* specifies the BFM.

# **Operational Transaction Fields**

Operational transaction fields control the way in which a transaction is executed on the protocol signals. They also provide an indicator of when a data phase (beat) or transaction is complete.

#### **Automatic Correction of Byte Lane Strobes**

The master BFM permits unaligned and narrow write transfers by using byte lane strobe (WSTRB) signals to indicate which byte lanes contain valid data per data phase (beat).

When you create a write transaction in your master BFM test program, the *write\_strobes* variable is available to store the write strobe values for each write data phase (beat) in the transaction. To assist you in creating the correct byte lane strobes automatic correction of any previously set *write\_strobes* is performed by default during execution of the write transaction, or write data phase (beat). You can disable this default behavior by setting the transaction field *gen\_write\_strobes* = 0, which allows any previously set *write\_strobes* to pass through uncorrected onto the protocol *WSTRB* signals. In this mode, with the automatic correction disabled, you are responsible for setting the correct *write\_strobes* for the whole transaction.

The automatic correction algorithm performs a bit-wise AND operation on any previously set write\_strobes. To do the corrections, the automatic correction algorithm uses the equations described in the AMBA AXI Protocol Specification, version 2.0, section A3.4.1, that define valid write data byte lanes for legal protocol. Therefore, if you require automatic generation of all write\_strobes, before the write transaction executes, you must set all write\_strobes to 1, indicating that all bytes lanes initially contain valid write data, prior to execution of the write transaction. Automatic correction will then set the relevant write\_strobes to 0 to produce legal protocol WSTRB signals.

#### **Operation Mode**

By default, each read or write transaction performs a blocking operation which prevents a following transaction from starting until the current active transaction completes.

You can configure this behavior to be nonblocking by setting the *operation\_mode* transaction field to the enumerate type value *AXI4\_TRANSACTION\_NON\_BLOCKING* instead of the default *AXI4\_TRANSACTION\_BLOCKING*.

For example, in a master BFM test program you create a transaction by calling the *create\_read\_transaction()* or *create\_write\_transaction()* tasks which creates a transaction record. Before executing the transaction record the *operation\_mode* can be changed as follows:

In the above example, the *bfm\_index* specifies the BFM.

#### **Channel Handshake Delay**

Each of the five protocol channels have \*VALID and \*READY handshake signals to control the rate at which information is transferred between a master and slave. Refer to Handshake Delay for details of the AXI4-Lite BFM API.

#### **Handshake Delay**

The delay between the \*VALID and \*READY handshake signals for each of the five protocol channels is controlled in a BFM test program using <code>execute\_\*\_ready()</code>, <code>get\_\*\_ready()</code> and <code>get\_\*\_cycle()</code> procedures. The <code>execute\_\*\_ready()</code> procedures place a value onto the \*READY signals, and the <code>get\_\*\_ready()</code> procedures retrieve a value from the \*READY signals. The <code>get\_\*\_cycle()</code> procedures wait for a \*VALID signal to be asserted and are used to insert a delay between the \*VALID and \*READY signals in the BFM test program.

For example, the master BFM test program code below inserts a specified delay between the read channel *RVALID* and *RREADY* handshake signals using the *execute\_read\_data\_ready()* and *get\_read\_data\_cycle()* procedures.

In the above example, the *bfm\_index* specifies the BFM.

#### \*VALID Signal Delay Transaction Fields

The transaction record contains a \*\_valid\_delay transaction field for each of the five protocol channels to configure the delay value prior to the assertion of the \*VALID signal for the channel. The master BFM holds the delay configuration for the \*VALID signals that it asserts, and the slave BFM holds the delay configuration for the \*VALID signals that it asserts. The

Table 7-2 below specifies which \*\_valid\_delay fields are configured by the master and slave BFMs.

Table 7-2. Master and Slave \*valid\_delay Configuration Fields

Signal	Operational Transaction Field	Configuration BFM
AWVALID	address_valid_delay	Master
WVALID	data_valid_delay	Master
BVALID	write_response_valid_delay	Slave
ARVALID	address_valid_delay	Master
RVALID	data_valid_delay	Slave

#### \*READY Handshake Signal Delay Transaction Fields

The transaction record contains a \*\_ready\_delay transaction field for each of the five protocol channels to store the delay value between the assertion of the \*VALID and \*READY handshake signals for the channel. Table 7-3 below specifies the \*\_ready\_delay field corresponding to the \*READY signal delay.

Table 7-3. Master and Slave \* ready delay Fields

Signal	Operational Transaction Field
AWREADY	address_ready_delay
WREADY	data_ready_delay
BREADY	write_response_ready_delay
ARREADY	address_ready_delay
RREADY	data_ready_delay

#### **Transaction Done**

There is a *transaction\_done* transaction field in each transaction which indicates when the transaction has completed.

In a BFM test program, you call the respective BFM *get\_transaction\_done()* procedure to investigate whether a read or write transaction has completed.

# Chapter 8 VHDL Master BFM

This section provides information about the VHDL master BFM. The BFM has an API that contains procedures to configure the BFM and to access the dynamic Transaction Record during the life of the transaction.

# **Overloaded Procedure Common Arguments**

The BFMs use VHDL procedure overloading, which results in the prototype having a number of prototype definitions for each procedure. Their arguments are unique to each procedure and concern the protocol or operational transaction fields for a transaction. These procedures have several common arguments which can be optional and include the arguments described below:

- *transaction\_id* is an index number that identifies a specific transaction. Each new transaction automatically increments the index number until reaching 255, the maximum value, and then the index number automatically wraps to zero. The *transaction\_id* uniquely identifies each transaction when there are a number of concurrently active transactions.
- queue\_id is a unique identifier for each queue in a testbench. A queue is used to pass the record of a transaction between the address, data and response channels of a write transaction, and the address and data channels of a read transaction. There is a maximum of eight queues available within an AXI4 BFM-Lite. Refer to "Advanced Slave API Definition" on page 329 for more details on the application of the queue id.
- *bfm\_id* is a unique identification number for each master, slave, and monitor BFM in a multiple BFM testbench.
- path\_id is a unique identifier for each parallel process in a multiple process testbench. You must specify the path\_id for testbench stimulus to replicate the pipelining features of a protocol in a VHDL testbench. If no pipelining is performed in the testbench stimulus (a single process), then specifying the path\_id argument for the procedure is optional. There is a maximum of eight paths available within an AXI4 BFM-Lite. Refer to "Advanced Slave API Definition" on page 329 for more details on the application of the path\_id.
- *tr\_if* is a signal definition that passes the content of a transaction between the VHDL and SystemVerilog environments.

# **Master BFM Protocol Support**

The AXI4-Lite master BFM supports the AMBA AXI4 protocol with restrictions detailed in "Protocol Restrictions" on page 1.

# **Master Timing and Events**

For detailed timing diagrams of the protocol bus activity and details of the following master BFM API timing and events, refer to the relevant AMBA AXI Protocol Specification chapter.

The AMBA AXI specification does not define any timescale or clock period with signal events sampled and driven at rising *ACLK* edges. Therefore, the master BFM does not contain any timescale, timeunit, or timeprecision declarations with the signal setup and hold times specified in units of simulator time-steps.

# **Master BFM Configuration**

The master BFM supports the full range of signals defined for the AMBA AXI protocol specification. It has parameters you can use to configure the widths of the address and data signals, and transaction fields to configure timeout factors, setup and hold times, etc.

The address and data signal widths can be changed from their default settings by assigning them with new values, usually performed in the top-level module of the testbench. These new values are then passed into the master BFM via a parameter port list of the master BFM component.

Table 8-1 lists the parameter names for the address and data signals, and their default values.

**Table 8-1. Master BFM Signal Width Parameters** 

	_
Signal Width Parameter	Description
AXI4_ADDRESS_WIDTH	Address signal width in bits. This applies to the <i>ARADDR</i> and <i>AWADDR</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 32.
AXI4_RDATA_WIDTH	Read data signal width in bits. This applies to the <i>RDATA</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.
AXI4_WDATA_WIDTH	Write data signal width in bits. This applies to the <i>WDATA</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.

A master BFM has configuration fields that you can set via the *set\_config()* function to configure timeout factors, setup and hold times, etc. You can also get the value of a

configuration field via the *get\_config()* procedures. The full list of configuration fields is described in Table 8-2 below.

**Table 8-2. Master BFM Configuration** 

rabio o El master Bi in C	
Configuration Field	Description
Timing Variables	
AXI4_CONFIG_SETUP_TIME	The setup-time prior to the active edge of ACLK, in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_HOLD_TIME	The hold-time after the active edge of ACLK, in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR	The maximum timeout duration for a read/write transaction in clock cycles. Default: 100000.
AXI4_CONFIG_BURST_TIMEOUT_FACTOR	The maximum delay between the individual phases of a read/write transaction in clock cycles. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_AWVALID_ ASSERTION_TO_AWREADY	The maximum timeout duration from the assertion of <i>AWVALID</i> to the assertion of <i>AWREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_ARVALID_ ASSERTION_TO_ARREADY	The maximum timeout duration from the assertion of <i>ARVALID</i> to the assertion of <i>ARREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_RVALID_ ASSERTION_TO_RREADY	The maximum timeout duration from the assertion of <i>RVALID</i> to the assertion of <i>RREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_BVALID_ ASSERTION_TO_BREADY	The maximum timeout duration from the assertion of <i>BVALID</i> to the assertion of <i>BREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_WVALID_ ASSERTION_TO_WREADY	The maximum timeout duration from the assertion of WVALID to the assertion of WREADY in clock periods (default 10000).
Slave Attributes	
AXI4_CONFIG_SLAVE_START_ADDR	Configures the start address map for the slave.
AXI4_CONFIG_SLAVE_END_ADDR	Configures the end address map for the slave.
Error Detection	
AXI4_CONFIG_ENABLE_ALL_ASSERTIONS	Global enable/disable of all assertion checks in the BFM.  0 = disabled 1 = enabled (default)

#### **Table 8-2. Master BFM Configuration (cont.)**

# Configuration Field AXI4\_CONFIG\_ENABLE\_ASSERTION Individual enable/disable of assertion check in the BFM. 0 = disabled 1 = enabled (default)

#### **Master Assertions**

Each master BFM performs protocol error checking via built-in assertions.

Note
The built-in BFM assertions are independent of programming language and simulator.

#### **Assertion Configuration**

By default all built-in assertions are enabled in the master BFM. To globally disable them in the master BFM, use the *set\_config()* command as the following example illustrates.

```
set_config(AXI4_CONFIG_ENABLE_ALL_ASSERTIONS,0,bfm_index,
axi4_tr_if_0(bfm_index));
```

Alternatively, you can disable individual built-in assertions by using a sequence of *get\_config()* and *set\_config()* commands on the respective assertion. For example, to disable assertion checking for the *AWADDR* signal changing between the *AWVALID* and *AWREADY* handshake signals, use the following sequence of commands:

```
-- Define a local bit vector to hold the value of the assertion bit vector
variable config_assert_bitvector : std_logic_vector(AXI4_MAX_BIT_SIZE-1
downto 0);

-- Get the current value of the assertion bit vector
get_config(AXI4_CONFIG_ENABLE_ASSERTION, config_assert_bitvector,
bfm_index, axi4_tr_if_0(bfm_index));

-- Assign the AXI4_AWADDR_CHANGED_BEFORE_AWREADY assertion bit to 0
config_assert_bitvector(AXI4_AWADDR_CHANGED_BEFORE_AWREADY) := '0';

-- Set the new value of the assertion bit vector
set_config(AXI4_CONFIG_ENABLE_ASSERTION, config_assert_bitvector,
bfm_index, axi4_tr_if_0(bfm_index));
```

 $\Box$ 

Note.

Do not confuse the *AXI4\_CONFIG\_ENABLE\_ASSERTION* bit vector with the *AXI4\_CONFIG\_ENABLE\_ALL\_ASSERTIONS* global enable/disable.

<sup>1.</sup> Refer to Master Timing and Events for details of simulator time-steps.

To re-enable the AXI4\_AWADDR\_CHANGED\_BEFORE\_AWREADY assertion, follow the above code sequence and assign the assertion within the AXI4\_CONFIG\_ENABLE\_ASSERTION bit vector to 1.

For a complete listing of assertions, refer to "AXI4-Lite Assertions" on page 337.

#### **VHDL Master API**

This section describes the VHDL Master API.

#### set\_config()

This nonblocking procedure sets the configuration of the master BFM.

```
Prototype
               procedure set config
                                    : in std logic vector(7 downto 0);
                  config name
                                   : in std logic vector(AXI4 MAX BIT SIZE-1 downto
                  config val
                  0) | integer;
                  bfm id
                                    : in integer;
                  path id
                                    : in axi4 path t; -- optional
                  signal tr if : inout axi4 vhd if struct t
Arguments config_name
                              Configuration name:
                                 AXI4_CONFIG_SETUP_TIME
                                 AXI4_CONFIG_HOLD_TIME
                                 AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR
AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
AXI4_CONFIG_MAX_LATENCY_AWVALID_
                                    ASSERTION_TO_AWREADY
                                 AXI4 CONFIG MAX LATENCY ARVALID
                                    ASSERTION_TO_ARREADY
                                 AXI4_CONFIG_MAX_LATENCY_RVALID_
                                    ASSERTION_TO_RREADY
                                 AXI4_CONFIG_MAX_LATENCY_BVALID
                                 ASSERTION_TO_BREADY
AXI4_CONFIG_MAX_LATENCY_WVALID_
                                 ASSERTION_TO_WREADY
AXI4_CONFIG_SLAVE_START_ADDR
                                 AXI4_CONFIG_SLAVE_END_ADDR
               config val
                              Refer to "Master BFM Configuration" on page 138 for description and
                              valid values.
               bfm id
                              BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                              on page 137 for more details.
```

path\_id (Optional) Parallel process path identifier:

> AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4 PATH 3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details. tr\_if

**Returns** None

```
set_config(AXI4_MAX_TRANSACTION_TIME_FACTOR, 1000, bfm index,
      axi4 tr if 0(bfm index));
```

# get\_config()

This nonblocking procedure gets the configuration of the master BFM.

```
Prototype
               procedure get config
                   config name
                                     : in std logic vector(7 downto 0);
                                     : out std logic vector(AXI4 MAX BIT SIZE-1
                   config val
                   downto 0) | integer;
                   bfm id
                                    : in integer;
                   path id
                                     : in axi4 path t; --optional
                   signal tr if : inout axi4 vhd if struct t
                               Configuration name:
Arguments
              config_name
                                  AXI4_CONFIG_SETUP TIME
                                  AXI4_CONFIG_HOLD_TIME
                                  AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR
                                  AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
AXI4_CONFIG_MAX_LATENCY_AWVALID_
                                  ASSERTION_TO_AWREADY
AXI4_CONFIG_MAX_LATENCY_ARVALID_
                                     ASSERTION_TO_ARREADY
                                  AXI4_CONFIG_MAX_LATENCY_RVALID_
                                     ASSERTION_TO_RREADY
                                  AXI4_CONFIG_MAX_LATENCY_BVALID_
                                  ASSERTION_TO_BREADY
AXI4_CONFIG_MAX_LATENCY_WVALID_
                                  ASSERTION_TO_WREADY
AXI4_CONFIG_SLAVE_START_ADDR
AXI4_CONFIG_SLAVE_END_ADDR
               config_val
                               Refer to "Master BFM Configuration" on page 138 for description and
                               valid values.
               bfm_id
                               BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                               on page 137 for more details.
               path_id
                               (Optional) Parallel process path identifier:
                                  AXI4 PATH 0
                                  AXI4 PATH 1
                                  AXI4_PATH_2
                                  AXI4_PATH_3
                                  AXI4 PATH 4
                               Refer to "Overloaded Procedure Common Arguments" on page 137 for
                               more details.
                               Transaction signal interface. Refer to "Overloaded Procedure Common
               tr if
                               Arguments" on page 137 for more details.
Returns
               config_val
```

#### create\_write\_transaction()

This nonblocking procedure creates a write transaction with a start address *addr* argument. All other transaction fields default to legal protocol values, unless previously assigned a value. It returns with the *transaction\_id* argument.

```
Prototype
                procedure create write transaction
                                       : in std logic vector(AXI4 MAX BIT SIZE-1
                   addr
                   downto 0) | integer;
                   transaction id
                                      : out integer;
                   bfm id
                                       : in integer;
                   pat\overline{h} id
                                       : in axi4 path t; --optional
                   signal tr_if
                                      : inout axi4_vhd_if_struct_t
Arguments
                addr
                                      Start address
                                      Transaction identifier. Refer to "Overloaded Procedure"
                transaction id
                                      Common Arguments" on page 137 for more details.
                                      BFM identifier. Refer to "Overloaded Procedure Common
                bfm_id
                                      Arguments" on page 137 for more details.
                                      (Optional) Parallel process path identifier:
                path_id
                                          AXI4_PATH_0
AXI4_PATH_1
                                          AXI4_PATH_2
                                          AXI4_PATH_3
                                          AXI4 PATH 4
                                      Refer to "Overloaded Procedure Common Arguments" on
                                      page 137 for more details.
                                      Transaction signal interface. Refer to "Overloaded Procedure
                tr if
                                      Common Arguments" on page 137 for more details.
Protocol
                prot
                                      Protection:
                                          AXI4_NORM_SEC_DATA; (default)
Transaction
                                          AXI4_PRIV_SEC_DATA;
                                          AXI4_NORM_NONSEC_DATA;
Fields
                                          AXI4_PRIV_NONSEC_DATA;
                                          AXI4 NORM SEC INST;
                                          AXI4 PRIV SEC INST;
                                          AXI4_NORM_NONSEC_INST;
                                          AXI4_PRIV_NONSEC_INST;
                data words
                                      Data words.
                                      Write strobes:
                write_strobes
                                          Each strobe 0 or 1.
                resp
                                      Response:
                                          AXI4 OKAY;
                                          AXI4_SLVERR;
AXI4_DECERR;
Operational
               gen_write_strobes
                                      Correction of write strobes for invalid byte lanes:
                                          0 = write_strobes passed through to protocol signals.
Transaction
                                          1 = write_strobes auto-corrected for invalid byte lanes
Fields
                                          (default).
```

AXI4\_TRANSACTION\_NON\_BLOCKING; AXI4\_TRANSACTION\_BLOCKING; (default)

write\_data\_mode Write data mode:

AXI4\_DATA\_AFTER\_ADDRESS; (default)

AXI4\_DATA\_WITH\_ADDRESS;

address\_valid\_delay Address channel A\*VALID delay measured in ACLK cycles for

this transaction (default = 0).

data\_valid\_delay Write data channel WVALID delay array measured in ACLK

cycles for this transaction (default = 0 for all elements).

write\_response\_read\_

delay

Write response channel BREADY delay measured in ACLK

cycles for this transaction (default = 0).

transaction\_done Write transaction *done* flag for this transaction.

Returns transaction\_id Transaction identifier. Refer to "Overloaded Procedure

Common Arguments" on page 137.

#### **Example**

-- Create a write data transaction to start address 16.

-- Returns the transaction ID (tr\_id) for this created transaction. create write transaction(16, tr id, bfm index, axi4 tr if 0(bfm index);

#### create\_read\_transaction()

This nonblocking procedure creates a read transaction with a start address *addr* argument. All other transaction parameters default to legal protocol values, unless previously assigned a value. It returns with the *transaction\_id* argument.

```
Prototype
               procedure create read transaction
                                     : in std logic vector(AXI4 MAX BIT SIZE-1
                  addr
                  downto 0) | integer;
                  transaction id
                                     : out integer;
                                     : in integer;
                  bfm id
                  pat\overline{h} id
                                     : in axi4 path t; --optional
                                     : inout axi4_vhd_if_struct_t
                  signal tr if
               );
Arguments
               addr
                                   Start address
               transaction id
                                   Transaction identifier. Refer to "Overloaded Procedure"
                                   Common Arguments" on page 137 for more details.
                                   BFM identifier. Refer to "Overloaded Procedure Common
               bfm_id
                                   Arguments" on page 137 for more details.
                                   (Optional) Parallel process path identifier:
               path_id
                                      AXI4_PATH_0
AXI4_PATH_1
                                      AXI4_PATH_2
                                      AXI4_PATH_3
                                      AXI4_PATH_4
                                   Refer to "Overloaded Procedure Common Arguments" on
                                   page 137 for more details.
                                   Transaction signal interface. Refer to "Overloaded
               tr_if
                                   Procedure Common Arguments" on page 137 for more
                                   details.
               prot
                                   Protection:
                                      AXI4_NORM_SEC_DATA; (default)
                                      AXI4_PRIV_SEC_DATA;
                                      AXI4_NORM_NONSEC_DATA;
                                      AXI4 PRIV NONSEC DATA:
                                      AXI4 NORM SEC INST;
                                      AXI4_PRIV_SEC_INST;
                                      AXI4_NORM_NONSEC_INST;
                                      AXI4_PRIV_NONSEC_INST;
                                   Data words.
               data words
               resp
                                   Response:
                                      AXI4_OKAY;
                                      AXI4_SLVERR;
                                      AXI4_DECERR;
Operational
               operation
                                   Operation mode:
               mode
Transaction
                                      AXI4 TRANSACTION NON BLOCKING:
                                      AXI4_TRANSACTION_BLOCKING; (default)
Fields
```

address\_valid\_ delay Address channel A\*VALID delay measured in ACLK cycles

for this transaction (default = 0).

data\_ready\_delay

Read data channel RREADY delay array measured in

ACLK cycles for this transaction (default = 0).

transaction\_done

Read transaction *done* flag for this transaction.

**Returns** 

transaction\_id

#### **Example**

-- Create a read data transaction with start address 16.

-- Returns the transaction ID (tr\_id) for this created transaction. create\_read\_transaction(16, tr\_id, bfm\_index, axi4\_tr\_if\_0(bfm\_index));

#### set\_addr()

This nonblocking procedure sets the start address *addr* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the

create\_write\_transaction() or create\_read\_transaction() procedure.

#### **Arguments** addr Start address of transaction.

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137. for more details

Returns None

```
-- Create a read transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the start address to 1 for the tr_id transaction
set addr(1, tr id, bfm index, axi4 tr if 0(bfm index));
```

#### get\_addr()

**Prototype** 

get addr

This nonblocking procedure gets the start address *addr* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the

create\_write\_transaction() or create\_read\_transaction() procedure.

```
addr : out std_logic_vector(AXI4_MAX_BIT_SIZE-1 downto 0) |
integer;
transaction_id : in integer;
bfm_id : in integer;
path_id : in axi4_path_t; --optional
signal tr_if : inout axi4_vhd_if_struct_t
);

Arguments

Arguments

addr Start address of transaction.

transaction_id Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm_id BFM identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.
```

path id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

**Returns** addr

```
-- Create a read transaction with start address of 1.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(1, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the start address addr of the tr_id transaction
get addr(addr, tr id, bfm index, axi4 tr if 0(bfm index));
```

#### set\_prot()

This nonblocking procedure sets the protection *prot* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
              set prot
                 prot: in integer;
                 transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments prot
                            Protection:
                                AXI4 NORM SEC DATA (default);
                                AXI4_PRIV_SEC_DATA;
                                AXI4_NORM_NONSEC_DATA;
                                AXI4_PRIV_NONSEC_DATA;
                                AXI4_NORM_SEC_INST;
AXI4_PRIV_SEC_INST;
                                AXI4_NORM_NONSEC_INST;
                                AXI4_PRIV_NONSEC_INST;
              transaction id
                            Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path_id
                                AXI4 PATH 0
                                AXI4_PATH_1
                                AXI4_PATH_2
                                AXI4_PATH_3
                                AXI4_PATH_4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              None
```

```
-- Create a read transaction with start address of 1.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(1, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the protection field to a normal, secure, instruction access
-- for the tr_id transaction.
set prot(AXI4 NORM SEC INST, tr id, bfm index, axi4 tr if 0(bfm index));
```

# get\_prot()

This nonblocking procedure gets the protection *prot* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
              get prot
                 prot: out integer;
                 transaction_id : in integer;
                 bfm_id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments prot
                            Protection:
                                AXI4 NORM SEC DATA;
                                AXI4_PRIV_SEC_DATA;
                                AXI4_NORM_NONSEC_DATA;
                                AXI4_PRIV_NONSEC_DATA;
                                AXI4_NORM_SEC_INST;
AXI4_PRIV_SEC_INST;
                                AXI4_NORM_NONSEC_INST;
                                AXI4_PRIV_NONSEC_INST;
              transaction id
                            Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path_id
                                AXI4 PATH 0
                                AXI4_PATH_1
                                AXI4_PATH_2
                                AXI4_PATH_3
                                AXI4_PATH_4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              prot
```

```
-- Create a read transaction with start address of 1.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(1, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the protection field of the tr_id transaction.
get prot(prot, tr id, bfm index, axi4 tr if 0(bfm index));
```

#### set\_data\_words()

This nonblocking procedure sets a *data\_words* field for a write transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_write\_transaction()* procedure.

#### **Arguments** data\_words Data words.

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

more details

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns None

```
-- Create a write transaction with start address of 1.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(1, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the data_words field to 2 for the data phase
-- for the tr_id transaction.
set data words(2, tr id, bfm index, axi4 tr if 0(bfm index));
```

#### get\_data\_words()

This nonblocking procedure gets a *data\_words* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
              get data words
                 data words: out std logic vector(AXI4 MAX BIT SIZE-1 downto 0)
                  integer;
                 transaction id : in integer;
                 bfm id : in integer;
                 path id : in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments data_words
                            Data words.
                            Transaction identifier. Refer to "Overloaded Procedure Common
              transaction id
                            Arguments" on page 137 for more details.
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path_id
                                AXI4 PATH 0
                                AXI4_PATH_1
                                AXI4 PATH 2
                                AXI4_PATH_3
                                AXI4 PATH 4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
```

Returns data\_words

```
-- Create a read transaction with start address of 1.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(1, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Get the data_words field for data phase
-- of the tr_id transaction.
get data words(data, tr id, bfm index, axi4 tr if 0(bfm index));
```

#### set\_write\_strobes()

This nonblocking procedure sets the *write\_strobes* field for a write transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_write\_transaction()* procedure.

```
Prototype
              set write strobes
                 write strobes : in std logic vector (AXI4 MAX BIT SIZE-1 downto
                 0) | Integer;
                 transaction id
                                    : in integer;
                 bfm id : in integer;
                 path id : in axi4 path t; --optional
                 signal tr_if : inout axi4_vhd_if_struct_t
              );
Arguments write_strobes
                             Write strobes.
                             Transaction identifier. Refer to "Overloaded Procedure Common
              transaction id
                             Arguments" on page 137 for more details.
                             BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                             on page 137 for more details.
                             (Optional) Parallel process path identifier:
              path_id
                                 AXI4 PATH 0
                                 AXI4_PATH_1
                                 AXI4_PATH_2
                                 AXI4_PATH_3
                                 AXI4 PATH 4
                             Refer to "Overloaded Procedure Common Arguments" on page 137 for
                             more details.
                             Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                             Arguments" on page 137 for more details.
```

#### **Returns** None

```
-- Create a write transaction with start address of 1.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(1, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the write_strobes field to for the data phase
-- for the tr_id transaction.
set write strobes(2, tr id, bfm index, axi4 tr if 0(bfm index));
```

## get write strobes()

This nonblocking procedure gets a write\_strobes field for a write transaction that is uniquely identified by the transaction id field previously created by the create write transaction() procedure.

```
Prototype
              get write strobes
               write strobes : out std logic vector (AXI4 MAX BIT SIZE-1 downto
               0) | <del>Integer</del>;
                transaction id
                                  : in integer;
                bfm id : in integer;
                path id : in axi4 path t; --optional
                signal tr_if : inout axi4_vhd_if_struct_t
Arguments write_strobes
                             Write strobes.
                             Transaction identifier. Refer to "Overloaded Procedure Common
              transaction id
                             Arguments" on page 137 for more details.
                             BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                             on page 137 for more details.
                             (Optional) Parallel process path identifier:
              path_id
                                 AXI4 PATH 0
                                 AXI4_PATH_1
                                 AXI4 PATH 2
                                 AXI4_PATH_3
                                 AXI4 PATH 4
                             Refer to "Overloaded Procedure Common Arguments" on page 137 for
                             more details.
              tr_if
```

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns write strobes

```
-- Create a write transaction with start address of 1.
-- Creation returns tr_id to identify the transaction.
create write transaction(1, tr id, bfm index, axi4 tr if 0(bfm index));
-- Get the write strobes field for the data phase
-- of the tr id transaction.
get write strobes (write strobe, tr id, bfm index,
axi4_tr_if_0(bfm_index));
```

#### set\_resp()

This nonblocking procedure sets a response *resp* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
              set resp
                  resp: in std logic vector (AXI4 MAX BIT SIZE-1 downto 0)
                  integer;
                  transaction id : in integer;
                  bfm id : in integer;
                  path_id : in axi4_path_t; --optional
                  signal tr_if : inout axi4_vhd_if_struct_t
Arguments resp
                              Transaction response:
                                  AXI4_OKAY = 0;
                                  AXI4_SLVERR = 2;
AXI4_DECERR = 3;
                              Transaction identifier. Refer to "Overloaded Procedure Common
              transaction_id
                              Arguments" on page 137 for more details.
                              BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                              on page 137 for more details.
                              (Optional) Parallel process path identifier:
              path_id
                                  AXI4_PATH_0
                                  AXI4_PATH_1
                                  AXI4_PATH_2
AXI4_PATH_3
                                  AXI4_PATH_4
                              Refer to "Overloaded Procedure Common Arguments" on page 137 for
                              more details.
                              Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                              Arguments" on page 137 for more details.
Returns
              None
      Note:
       You would not normally use this procedure in a master test program.
```

#### get\_resp()

This nonblocking procedure gets a response *resp* field for a transaction that is identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
              get resp
                 resp: out std logic vector (AXI4 MAX BIT SIZE-1 downto 0)
                 transaction id : in integer;
                 bfm_id : in integer;
                 path_id : in axi4_path t; --optional
                 signal tr if : inout axi4 vhd if struct t
                              Transaction response:
Arguments resp
                                 AXI4_OKAY = 0;
AXI4_SLVERR = 2;
                                 AXI4 DECERR = 3;
              transaction id
                              Transaction identifier. Refer to "Overloaded Procedure Common
                              Arguments" on page 137 for more details.
              bfm id
                              BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                              on page 137 for more details.
              path_id
                              (Optional) Parallel process path identifier:
                                 AXI4 PATH 0
                                 AXI4 PATH 1
                                 AXI4 PATH 2
                                 AXI4_PATH_3
                                 AXI4_PATH_4
                              Refer to "Overloaded Procedure Common Arguments" on page 137 for
                              more details.
                              Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                              Arguments" on page 137 for more details.
Returns
              resp
```

```
-- Create a read transaction with start address of 1.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(1, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the response field for the data phase
-- of the tr_id transaction.
get resp(read resp, tr id, bfm index, axi4 tr if 0(bfm index));
```

# set\_read\_or\_write()

This nonblocking procedure sets the *read\_or\_write* field for a transaction that is uniquely identified by the transaction id field previously created by either the create write transaction() or procedure.

```
Prototype
```

```
set read or write
   read_or_write: in integer;
   transaction_id : in integer;
  bfm id : in integer;
  path id: in axi4 path t; --optional
  signal tr if : inout axi4 vhd if struct t
```

**Arguments** read\_or\_write Read or write transaction:

```
AXI4\_TRANS\_READ = 0
AXI4 TRANS WRITE = 1
```

transaction id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common Arguments" bfm\_id

on page 137 for more details.

(Optional) Parallel process path identifier: path\_id

> AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

Transaction signal interface. Refer to "Overloaded Procedure Common tr\_if

Arguments" on page 137 for more details.

#### Returns

None

#### Note

You do not normally use this procedure in a master test program.

#### get\_read\_or\_write()

This nonblocking procedure gets the *read\_or\_write* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create write transaction()* or procedure.

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns read\_or\_write

```
-- Create a read transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the read_or_write field of the tr_id transaction.
get_read_or_write(read_or_write, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

#### set gen write strobes()

This nonblocking procedure sets the *gen\_write\_strobes* field for a write transaction that is uniquely identified by the transaction id field previously created by the *create write transaction()* procedure.

```
Prototype
```

```
set gen write strobes
  gen_write_strobes: in integer;
  transaction_id : in integer;
  bfm id : in integer;
  path id: in axi4 path t; --optional
  signal tr if : inout axi4 vhd if struct t
```

**Arguments** gen\_write\_strobes Correction of write strobes for invalid byte lanes:

0 = write\_strobes passed through to protocol signals. 1 = write\_strobes auto-corrected for invalid byte lanes (default).

transaction id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

(Optional) Parallel process path identifier: path\_id

> AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

Transaction signal interface. Refer to "Overloaded Procedure Common tr\_if

Arguments" on page 137 for more details.

#### Returns

None

```
-- Create a write transaction with start address of 0.
-- Creation returns tr id to identify the transaction.
create write transaction(0, tr id, bfm index, axi4 tr if 0(bfm index));
-- Disable the auto correction of the write strobes for the
-- tr id transaction.
set gen write strobes(0, tr id, bfm index, axi4 tr if 0(bfm index));
```

# get\_gen\_write\_strobes()

This nonblocking procedure gets the *gen\_write\_strobes* field for a write transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_write\_transaction()* procedure.

Arguments gen\_write\_strobes

Correct write strobes flag:

signal tr if : inout axi4 vhd if struct t

0 = write\_strobes passed through to protocol signals.1 = write\_strobes auto-corrected for invalid byte lanes.

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns gen\_write\_strobes

tr\_if

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the auto correction write strobes flag of the tr_id transaction.
get_gen_write_strobes(write_strobes_flag, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
```

## set\_operation\_mode()

This nonblocking procedure sets the *operation\_mode* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

#### **Prototype**

```
set_operation_mode
(
   operation_mode: in integer;
   transaction_id : in integer;
   bfm_id : in integer;
   path_id : in axi4_path_t; --optional
   signal tr_if : inout axi4_vhd_if_struct_t
);
```

#### **Arguments** operation\_mode Operation mode:

```
AXI4_TRANSACTION_NON_BLOCKING;
AXI4_TRANSACTION_BLOCKING (default);
```

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns None

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the operation mode field to nonblocking for tr_id transaction.
set_operation_mode(AXI4_TRANSACTION_NON_BLOCKING, tr_id, bfm_index, axi4 tr if 0(bfm index));
```

#### get\_operation\_mode()

This nonblocking procedure gets the *operation\_mode* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
              get operation mode
                 operation_mode: out integer;
                 transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments operation_mode
                                 Operation mode:
                                    AXI4_TRANSACTION_NON_BLOCKING;
                                    AXI4_TRANSACTION_BLOCKING;
                                 Transaction identifier. Refer to "Overloaded Procedure Common
              transaction id
                                 Arguments" on page 137 for more details.
                                 BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                                 on page 137 for more details.
                                 (Optional) Parallel process path identifier:
              path_id
                                    AXI4_PATH_0
AXI4_PATH_1
                                    AXI4 PATH 2
                                    AXI4_PATH_3
                                    AXI4 PATH 4
                                 Refer to "Overloaded Procedure Common Arguments" on page 137 for
                                 more details.
                                 Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                                 Arguments" on page 137 for more details.
```

**Returns** operation\_mode

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the operation mode field of the tr_id transaction.
get_operation_mode(operation_mode, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

#### set\_write\_data\_mode()

This nonblocking procedure sets the *write\_data\_mode* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create write transaction()* or procedure.

```
Prototype
```

```
set_write_data_mode
(
   write_data_mode: in integer;
   transaction_id : in integer;
   bfm_id : in integer;
   path_id : in axi4_path_t; --optional
   signal tr_if : inout axi4_vhd_if_struct_t
);
```

#### Arguments write\_data\_mode

write data mode Write data mode:

```
AXI4_DATA_AFTER_ADDRESS (default);
AXI4_DATA_WITH_ADDRESS;
```

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

#### Returns None

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the write data mode field of the address and data phases for the
-- tr_id transaction
set_write_data_mode(AXI4_DATA_WITH_ADDRESS, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

## get\_write\_data\_mode()

This nonblocking procedure gets the *write\_data\_mode* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create write transaction()* or procedure.

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns write\_data\_mode

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write data mode field of the tr_id transaction
get_write_data_mode(write_data_mode, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

**Prototype** 

## set\_address\_valid\_delay()

set address valid delay

This nonblocking procedure sets the *address\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create write transaction()* or procedure.

```
address_valid_delay: in integer;
                 transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
                                   Address channel ARVALID/AWVALID delay measured in ACLK
Arguments address_valid_delay
                                   cycles for this transaction. Default: 0.
              transaction_id
                                   Transaction identifier. Refer to "Overloaded Procedure
                                   Common Arguments" on page 137 for more details.
              bfm id
                                   BFM identifier. Refer to "Overloaded Procedure Common
                                   Arguments" on page 137 for more details.
                                   (Optional) Parallel process path identifier:
              path id
                                       AXI4 PATH 0
```

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details

page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure

Common Arguments" on page 137 for more details.

Returns None

tr\_if

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the address channel *VALID delay to 3 clock cycles
-- for the tr_id transaction.
set_address_valid_delay(3, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
```

# get\_address\_valid\_delay()

This nonblocking procedure gets the *address\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
              get address valid delay
                  address_valid_delay: out integer;
                  transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
                                    Address channel ARVALID/AWVALID delay measured in ACLK
Arguments address_valid_delay
                                    cycles for this transaction.
              transaction_id
                                    Transaction identifier. Refer to "Overloaded Procedure
                                    Common Arguments" on page 137 for more details.
              bfm id
                                    BFM identifier. Refer to "Overloaded Procedure Common
                                    Arguments" on page 137 for more details.
                                    (Optional) Parallel process path identifier:
              path id
                                       AXI4 PATH 0
                                       AXI4 PATH 1
                                       AXI4 PATH 2
                                       AXI4_PATH_3
                                       AXI4 PATH 4
                                    Refer to "Overloaded Procedure Common Arguments" on
                                    page 137 for more details.
                                    Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                                    Common Arguments" on page 137 for more details.
```

**Returns** address\_valid\_delay

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write address channel AWVALID delay of the tr_id transaction.
get_address_valid_delay(address_valid_delay, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# get address ready delay()

This nonblocking procedure gets the address\_ready\_delay field for a transaction that is uniquely identified by the transaction id field previously created by either the *create write transaction()* or procedure.

```
Prototype
```

```
get address ready delay
   address_ready_delay: out integer;
transaction_id : in integer;
   bfm id : in integer;
   path id: in axi4 path t; --optional
   signal tr if : inout axi4 vhd if struct t
```

**Arguments** address\_ready\_delay

Address channel A\*READY delay measured in ACLK cycles for

this transaction.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4 PATH 1 AXI4 PATH 2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

#### Returns

address\_ready\_delay

```
-- Create a write transaction with start address of 0.
-- Creation returns tr id to identify the transaction.
create write transaction(0, tr id, bfm index, axi4 tr if 0(bfm index));
. . . .
-- Get the address channel *READY delay of the tr id transaction.
get address ready delay (address ready delay, tr id, bfm index,
axi4 tr if 0(bfm index));
```

## set\_data\_valid\_delay()

This nonblocking procedure sets the *data\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_write\_transaction()* procedure.

Arguments data valid delay

Write data channel WVALID delay measured in ACLK cycles

for this transaction. Default: 0.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path id

bfm id

(Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

page 137 for more detail

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

**Returns** None

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the write channel WVALID delay to 3 ACLK cycles for the data
-- phase of the tr_id transaction.
set_data_valid_delay(3, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
```

# get\_data\_valid\_delay()

This nonblocking procedure gets the *data\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

**Arguments** data\_valid\_delay

Data channel array to store \*VALID delays measured in ACLK

cycles for this transaction.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path id

bfm id

(Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Returns data\_valid\_delay

```
-- Create a read transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the read channel RVALID delay for the data
-- phase of the tr_id transaction.
get_data_valid_delay(data_valid_delay, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# get\_data\_ready\_delay()

This nonblocking procedure gets the *data\_ready\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
              get data ready delay
                  data_ready_delay: out integer;
                  transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
                                    Read data channel RREADY delay measured in ACLK cycles
Arguments data ready delay
                                    for this transaction.
              transaction_id
                                    Transaction identifier. Refer to "Overloaded Procedure"
                                    Common Arguments" on page 137 for more details.
              bfm id
                                    BFM identifier. Refer to "Overloaded Procedure Common
                                    Arguments" on page 137 for more details.
                                    (Optional) Parallel process path identifier:
              path id
                                       AXI4 PATH 0
                                       AXI4 PATH 1
                                       AXI4 PATH 2
                                       AXI4_PATH_3
                                       AXI4 PATH 4
                                    Refer to "Overloaded Procedure Common Arguments" on
                                    page 137 for more details.
                                    Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                                    Common Arguments" on page 137 for more details.
```

# Example

data\_ready\_delay

Returns

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Get the write data channel WREADY delay the data
-- phase of the tr_id transaction.
get_data_ready_delay(data_ready_delay, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# set write response valid delay()

This nonblocking procedure sets the write\_response\_valid\_delay field for a transaction that is uniquely identified by the transaction id field previously created by the *create write transaction()* procedure.

#### **Prototype**

```
set write response valid delay
   write_response_valid_delay: in integer;
transaction_id : in integer;
   bfm id : in integer;
   path id : in axi4 path t; --optional
   signal tr if : inout axi4 vhd if struct t
);
```

**Arguments** write\_response\_valid\_delay

Write data channel BVALID delay measured in ACLK cycles for this transaction. Default: 0.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4 PATH 1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if Transaction signal interface. Refer to "Overloaded

Procedure Common Arguments" on page 137 for more

details.

Returns

None

Note

You do not normally use this procedure in a master test program.

# get write response valid delay()

This nonblocking procedure gets the write\_response\_valid\_delay field for a transaction that is uniquely identified by the transaction id field previously created by the *create write transaction()* procedure.

```
Prototype
```

```
get write response valid delay
   write_response_valid_delay: out integer;
transaction_id : in integer;
   bfm id : in integer;
   path id: in axi4 path t; --optional
   signal tr if : inout axi4 vhd if struct t
```

**Arguments** write\_response\_valid\_delay

Write data channel BVALID delay measured in ACLK

cycles for this transaction.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure" Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4 PATH 1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more

details.

#### Returns

write\_response\_valid\_delay

```
-- Create a write transaction with start address of 0.
-- Creation returns tr id to identify the transaction.
create write transaction(0, tr id, bfm index, axi4 tr if 0(bfm index));
-- Get the write response channel BVALID delay of the tr id transaction.
get write response valid delay (write response valid delay, tr id,
bfm index, axi4 tr if 0(bfm index));
```

# get write response ready delay()

This nonblocking procedure gets the write\_response\_ready\_delay field for a transaction that is uniquely identified by the transaction id field previously created by the *create write transaction()* procedure.

```
Prototype
```

```
get write response ready delay
   write_response_ready_delay: out integer;
transaction_id : in integer;
   bfm id : in integer;
   path id: in axi4 path t; --optional
   signal tr if : inout axi4 vhd if struct t
```

**Arguments** write\_response\_ready\_delay Write data channel BREADY delay measured in ACLK

cycles for this transaction.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure" Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4 PATH 1 AXI4 PATH 2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if Transaction signal interface. Refer to "Overloaded

Procedure Common Arguments" on page 137 for more

details.

#### Returns

write\_response\_ready\_delay

```
-- Create a write transaction with start address of 0.
-- Creation returns tr id to identify the transaction.
create write transaction(0, tr id, bfm index, axi4 tr if 0(bfm index));
-- Get the write response channel BREADY delay of the tr id transaction.
get write response ready delay(write resp ready delay, tr id, bfm index,
axi4 tr if 0(bfm index));
```

## set\_transaction\_done()

This nonblocking procedure sets the *transaction\_done* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_write\_transaction()* or procedure.

```
Prototype
               set transaction done
                  transaction_done : in integer;
transaction_id : in integer;
                  bfm id : in integer;
                  path id : in axi path t; --optional
                   signal tr if : inout axi4 vhd if struct t
Arguments transaction done
                                      Transaction done flag for this transaction
               transaction_id
                                      Transaction identifier. Refer to "Overloaded Procedure
                                      Common Arguments" on page 137 for more details.
               bfm id
                                      BFM identifier. Refer to "Overloaded Procedure Common
                                      Arguments" on page 137 for more details.
               path_id
                                      (Optional) Parallel process path identifier:
                                         AXI4_PATH_0
                                         AXI4_PATH_1
AXI4_PATH_2
                                          AXI4_PATH_3
                                         AXI4_PATH_4
                                      Refer to "Overloaded Procedure Common Arguments" on
                                      page 137 for more details.
                                      Transaction signal interface. Refer to "Overloaded Procedure
               tr_if
                                      Common Arguments" on page 137 for more details.
Returns
               None
```

```
-- Create a read transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Set the read transaction_done flag of the tr_id transaction.
set transaction done(1, tr id, bfm index, axi4 tr if 0(bfm index));
```

# get\_transaction\_done()

This nonblocking procedure gets the *transaction\_done* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
               get transaction done
                   transaction_done : out integer;
transaction_id : in integer;
                  bfm id : in integer;
                  path id: in axi4 path t; --optional
                   signal tr if : inout axi4 vhd if struct t
Arguments transaction done
                                      Transaction done flag for this transaction
               transaction_id
                                      Transaction identifier. Refer to "Overloaded Procedure
                                      Common Arguments" on page 137 for more details.
               bfm id
                                      BFM identifier. Refer to "Overloaded Procedure Common
                                      Arguments" on page 137 for more details.
               path_id
                                      (Optional) Parallel process path identifier:
                                          AXI4_PATH_0
                                          AXI4_PATH_1
AXI4_PATH_2
                                          AXI4_PATH_3
                                          AXI4_PATH_4
                                      Refer to "Overloaded Procedure Common Arguments" on
                                      page 137 for more details.
                                      Transaction signal interface. Refer to "Overloaded Procedure
               tr_if
                                      Common Arguments" on page 137 for more details.
```

**Returns** transaction\_done

```
-- Create a read transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Get the read transaction_done flag of the tr_id transaction.
get_transaction_done(transaction_done, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
```

# execute\_transaction()

This procedure executes a master transaction that is uniquely identified by the *transaction\_id* argument, previously created with either the *create\_write\_transaction()* or procedure. A transaction can be blocking (default) or nonblocking, based on the setting of the transaction *operation\_mode* field.

The results of <code>execute\_transaction()</code> for write transactions varies based on how write transaction fields are set. If the transaction <code>gen\_write\_strobes</code> field is set, <code>execute\_transaction()</code> automatically corrects any previously set <code>write\_strobes</code> field array elements. However, if the <code>gen\_write\_strobes</code> field is not set, then any previously assigned <code>write\_strobes</code> field array elements will be passed onto the <code>WSTRB</code> protocol signals, which can result in a protocol violation if not correctly set. Refer to "Automatic Correction of Byte Lane Strobes" on page 133 for more details.

If the write\_data\_mode field for a write transaction is set to AXI4\_DATA\_WITH\_ADDRESS, execute\_transaction () calls the execute\_write\_addr\_phase() and execute\_write\_data\_phase() procedures simultaneously; otherwise, execute\_write\_data\_phase() will be called after execute\_write\_addr\_phase() so that the write data beat occurs after the write address phase (default). It will then call the get\_write\_response\_phase() procedure to complete the write transaction.

For a read transaction, *execute\_transaction()* calls the *execute\_read\_addr\_phase()* procedure followed by the *get\_read\_data\_phase()* procedure to complete the read transaction

```
procedure execute transaction
Prototype
                 transaction id : in integer;
                 bfm id : in integer;
                 path_id : in axi4_path_t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments transaction id
                                 Transaction identifier. Refer to "Overloaded Procedure"
                                 Common Arguments" on page 137 for more details.
                                 BFM identifier. Refer to "Overloaded Procedure
              bfm id
                                 Common Arguments" on page 137 for more details.
                                 (Optional) Parallel process path identifier:
              path_id
                                    AXI4 PATH_0
                                    AXI4 PATH 1
                                    AXI4 PATH 2
                                    AXI4_PATH_3
                                    AXI4 PATH 4
                                 Refer to "Overloaded Procedure Common Arguments"
                                 on page 137 for more details.
                                 Transaction signal interface. Refer to "Overloaded
              tr_if
                                 Procedure Common Arguments" on page 137 for more
                                 details.
Returns
              None
```

```
-- Create a read transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Execute the tr_id transaction.
execute_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
```

### execute write addr phase()

This procedure executes a master write address phase uniquely identified by the transaction\_id argument previously created by the *create write transaction()* procedure. This phase can be blocking (default) or nonblocking, defined by the transaction record operation mode field.

It sets the AWVALID protocol signal at the appropriate time defined by the transaction record address valid delay field.

```
Prototype
              procedure execute write addr phase
                 transaction id : in integer;
                 bfm id
                                    : in integer;
                 path id
                                    : in axi4 path t; --optional
                 signal tr if
                                   : inout ax\overline{i4} vhd if struct t
              );
Arguments transaction_id Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path_id
                                AXI4 PATH 0
                                AXI4_PATH_1
                                AXI4 PATH 2
                                AXI4_PATH_3
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common tr\_if Arguments" on page 137 for more details.

AXI4 PATH 4

Returns None

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create write transaction(0, tr id, bfm index, axi4 tr if 0(bfm index));
-- Execute the write address phase for the tr id transaction.
execute write addr phase(tr id, bfm index, axi4 tr if 0(bfm index));
```

# execute\_read\_addr\_phase()

This procedure executes a master read address phase uniquely identified by the *transaction\_id* argument previously created by the procedure. This phase can be blocking (default) or nonblocking, defined by the transaction record *operation\_mode* field.

It sets the *ARVALID* protocol signal at the appropriate time defined by the transaction record *address\_valid\_delay* field.

path\_id (Optional) Parallel process path identifier:

on page 137 for more details.

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Returns None

tr\_if

```
-- Create a read transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Execute the read address phase for the tr_id transaction.
execute read addr phase(tr id, bfm index, axi4 tr if 0(bfm index));
```

## execute\_write\_data\_phase()

This procedure executes a write data phase that is uniquely identified by the *transaction\_id* argument and previously created by the *create\_write\_transaction()* procedure. This phase can be blocking (default) or nonblocking, defined by the transaction record *operation\_mode* field.

The *execute\_write\_data\_phase()* sets the *WVALID* protocol signal at the appropriate time defined by the transaction record *data\_valid\_delay* field when the phase complete.

```
procedure execute write data phase
Prototype
                  transaction id : in integer;
                 bfm id
                                     : in integer;
                 path id
                                     : in axi4 path t; --optional
                  signal tr if
                                    : inout ax\overline{i4} vhd if struct t
              );
Arguments transaction_id Transaction identifier. Refer to "Overloaded Procedure Common
                             Arguments" on page 137 for more details.
                             BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                             on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path_id
                                AXI4 PATH 0
                                AXI4_PATH_1
                                AXI4 PATH 2
                                AXI4_PATH_3
                                AXI4 PATH 4
                             Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                             Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                             Arguments" on page 137 for more details.
```

### **Example**

Returns

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Execute the write data phase for the tr_id transaction.
execute_write_data_phase(tr_id, bfm_index, axi4_, tr_if_0(bfm_index));
```

None

# get\_read\_data\_phase()

This blocking procedure gets a read data phase that is uniquely identified by the *transaction\_id* argument previously created by the procedure. If this is the last phase (beat), then it sets the *transaction\_done* field to 1 to indicate the whole read transaction is complete.

```
procedure get read data phase
Prototype
                 transaction id : in integer;
                 bfm id
                                    : in integer;
                                    : in axi4 path t; --optional
                 path id
                 signal tr if
                                   : inout axī4 vhd if struct t
Arguments transaction_id Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path_id
                                AXI4 PATH 0
                                AXI4_PATH_1
                                AXI4_PATH_2
                                AXI4 PATH_3
                                AXI4 PATH 4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
              tr if
                            Transaction signal interface. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
Returns
              None
```

```
-- Create a read transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_read_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the read data phase of the tr_id transaction.
get read data phase(tr id, bfm index, axi4 tr if 0(bfm index));
```

## get\_write\_response\_phase()

This blocking procedure gets a write response phase that is uniquely identified by the *transaction\_id* argument previously created by the *create\_write\_transaction()* procedure. It sets the *transaction\_done* field to 1 when the transaction completes to indicate the whole transaction is complete.

#### **Example**

```
Prototype
             procedure get write response phase
                 transaction id : in integer;
                bfm id
                                   : in integer;
                path id
                                  : in axi4 path t; --optional
                signal tr if
                                 : inout axi4 vhd if struct t
Arguments transaction id Transaction identifier. Refer to "Overloaded Procedure Common
                           Arguments" on page 137 for more details.
                           BFM identifier. Refer to "Overloaded Procedure Common Arguments"
             bfm id
                           on page 137 for more details.
                           (Optional) Parallel process path identifier:
             path_id
                              AXI4_PATH 0
                              AXI4 PATH 1
                              AXI4_PATH_2
                              AXI4 PATH 3
                              AXI4_PATH_4
                           Refer to "Overloaded Procedure Common Arguments" on page 137 for
                           more details.
             tr_if
                           Transaction signal interface. Refer to "Overloaded Procedure Common
                           Arguments" on page 137 for more details.
Returns
             None
   -- Create a write transaction with start address of 0.
   -- Creation returns tr id to identify the transaction.
   create write transaction(0, tr id, bfm index, axi4 tr if 0(bfm index));
   . . . .
   -- Get the write response phase for the tr id transaction.
```

get write response phase(tr id, bfm index, axi4 tr if 0(bfm index));

# get\_read\_addr\_ready()

This blocking procedure returns the value of the read address channel *ARREADY* signal using the *ready* argument. It will block for one *ACLK* period.

```
procedure get_read_addr ready
Prototype
                 ready : out integer;
                 bfm id
                                    : in integer;
                 path id
                                    : in axi4 adv path t; --optional
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
Arguments ready
                            The value of the ARREADY signal.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

```
// Get the ARREADY signal value
bfm.get read addr ready(ready, bfm index, axi4 tr if 0(bfm index));
```

# get\_read\_data\_cycle()

This blocking procedure waits until the read data channel RVALID signal has been asserted.

```
Prototype
             procedure get read data cycle
                bfm id
                                   : in integer;
                path id
                                   : in axi4 adv path t; --optional
                                  : inout axi4_vhd_if struct t
                signal tr if
                           BFM identifier. Refer to "Overloaded Procedure Common Arguments"
Arguments bfm_id
                           on page 137 for more details.
                           (Optional) Parallel process path identifier:
             path_id
                              AXI4 PATH 5
                              AXI4_PATH_6
                              AXI4_PATH_7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

**Returns** None

```
// Wait for the RVALID signal to be asserted.
bfm.get read data cycle(bfm index, axi4 tr if 0(bfm index));
```

### execute\_read\_data\_ready()

This procedure executes a read data ready by placing the *ready* argument value onto the *RREADY* signal. It will block (default) for one *ACLK* period.

```
procedure execute read data ready
Prototype
                 ready : in integer
                 non blocking mode : in integer; --optional
                 bfm id
                                   : in integer;
                 path id
                                    : in axi4_path_t; --optional
                 signal tr if
                                   : inout axi4_vhd_if_struct_t
Arguments ready
                                 The value to be placed onto the RREADY signal
                                 (Optional) Nonblocking mode:
              non blocking mode
                                    0 = Nonblocking
                                     1 = Blocking (default)
              bfm_id
                                 BFM identifier. Refer to "Overloaded Procedure Common
                                 Arguments" on page 137 for more details.
              path id
                                 (Optional) Parallel process path identifier:
                                    AXI4_PATH_0
                                    AXI4_PATH_1
                                    AXI4_PATH_2
                                    AXI4_PATH_3
                                    AXI4_PATH_4
                                 Refer to "Overloaded Procedure Common Arguments" on
                                 page 137 for more details.
              tr_if
                                 Transaction signal interface. Refer to "Overloaded Procedure
                                 Common Arguments" on page 137 for more details.
Returns
              None
```

```
-- Set the RREADY signal to 1 and block for 1 ACLK cycle execute read data ready(1, 1, index, AXI4 PATH 6, axi4 tr if 6(index));
```

# get\_write\_addr\_ready()

This blocking procedure returns the value of the write address channel AWREADY signal using the *ready* argument. It will block for one ACLK period.

```
procedure get_write_addr ready
Prototype
                 ready : out integer;
                 bfm id
                                    : in integer;
                                    : in axi4_adv_path_t; --optional
                 path id
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
                            The value of the AWREADY signal.
Arguments ready
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

```
// Get the AWREADY signal value
bfm.get write addr ready(ready, bfm index, axi4 tr if 0(bfm index));
```

## get\_write\_data\_ready()

This blocking procedure returns the value of the write data channel WREADY signal using the ready argument. It will block for one ACLK period.

```
procedure get_write_data ready
Prototype
                 ready : out integer;
                 bfm id
                                    : in integer;
                 path id
                                    : in axi4 adv path t; --optional
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
Arguments ready
                            The value of the WREADY signal.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

```
// Get the WREADY signal value
bfm.get write data ready(ready, bfm index, axi4 tr if 0(bfm index));
```

# get\_write\_response\_cycle()

This blocking procedure waits until the write response channel *BVALID* signal has been asserted.

procedure get write response cycle

```
bfm_id : in integer;
path_id : in axi4_adv_path_t; --optional
signal tr_if : inout axi4_vhd_if_struct_t
);

Arguments

bfm_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"
on page 137 for more details.

path_id (Optional) Parallel process path identifier:

AXI4_PATH_5
AXI4_PATH_6
AXI4_PATH_7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

more details

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

**Returns** None

tr\_if

#### **Example**

**Prototype** 

```
// Wait for the BVALID signal to be asserted.
bfm.qet write response cycle(bfm index, axi4 tr if 0(bfm index));
```

## execute\_write\_resp\_ready()

This procedure executes a write response ready by placing the *ready* argument value onto the *BREADY* signal. It will block for one *ACLK* period.

#### **Arguments** ready

The value to be placed onto the BREADY signal

non\_blocking\_mode (Optional) Nonblocking mode: 0 = Nonblocking 1 = Blocking (default)

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137

for more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure"

Common Arguments" on page 137 for more details.

Returns None

```
-- Set the BREADY signal to 1 and block for 1 ACLK cycle execute write resp ready(1, 1, index, AXI4 PATH 5, axi4 tr if 5(index));
```

# push transaction id()

This nonblocking procedure pushes a transaction ID into the back of a queue. The transaction is uniquely identified by the transaction id argument previously created by either the *create write transaction()* or procedure. The queue is identified by the *queue id* argument.

#### **Prototype**

```
procedure push transaction id
   transaction_id : in integer;
   queue_id : in integer;
   bfm id
                     : in integer;
   path id
                     : in axi4 path t; --optional
                     : inout a\overline{x} if v\overline{h}d if struct t
   signal tr if
```

#### **Arguments** transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

queue\_id Queue identifier:

```
AXI4_QUEUE_ID_0
AXI4_QUEUE_ID_1
AXI4_QUEUE_ID_2
AXI4 QUEUE ID 3
AXI4 QUEUE ID 4
AXI4 QUEUE ID 5
AXI4 QUEUE ID 6
AXI4_QUEUE_ID_7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

```
AXI4 PATH 0
AXI4_PATH_1
AXI4_PATH_2
AXI4_PATH_3
AXI4 PATH 4
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

#### Returns

None

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Push the transaction record into queue 1 for the tr_id transaction.
push_transaction_id(tr_id, AXI4_QUEUE_ID_1, bfm_index,
axi4_tr_if_0(bfm_index));
```

## pop transaction id()

This nonblocking (unless queue is empty) procedure pops a transaction ID from the front of a queue. The transaction is uniquely identified by the transaction id argument previously created by either the *create write transaction()* or procedure. The queue is identified by the *queue id* argument.

If the queue is empty then it will block until an entry becomes available.

```
Prototype
```

```
procedure pop transaction id
   transaction id : in integer;
  queue id : in integer;
                  : in integer;
  bfm id
  path id
                   : in axi4 path t; --optional
                  : inout axi4 vhd if_struct_t
   signal tr if
```

Arguments transaction id Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

> queue\_id Queue identifier:

```
AXI4 QUEUE ID 0
AXI4_QUEUE_ID_1
AXI4 QUEUE ID 2
AXI4_QUEUE_ID_3
AXI4_QUEUE_ID_4
AXI4_QUEUE_ID_5
AXI4_QUEUE_ID_6
AXI4_QUEUE_ID_7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

```
AXI4 PATH 0
AXI4 PATH 1
AXI4_PATH_2
AXI4_PATH_3
AXI4 PATH 4
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

#### Returns

None

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Pop the transaction record from queue 1 for the tr_id transaction.
pop_transaction_id(tr_id, AXI4_QUEUE_ID_1, bfm_index,
axi4_tr_if_0(bfm_index));
```

### print()

This nonblocking procedure prints a transaction record that is uniquely identified by the *transaction\_id* argument previously created by either the *create\_write\_transaction()* or procedure.

```
Prototype
              procedure print
                  transaction id : in integer;
                  print delays : in integer; --optional
                  bfm id
                                     : in integer;
                  path id
                                     : in axi4 path t; --optional
                                     : inout axi4_vhd_if_struct t
                  signal tr if
                             Transaction identifier. Refer to "Overloaded Procedure Common
Arguments transaction_id
                             Arguments" on page 137 for more details.
              print_delays
                             (Optional) Print delay values flag:
                                 0 = do not print the delay values (default).
                                 1 = print the delay values.
              bfm_id
                             BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                             on page 137 for more details.
                             (Optional) Parallel process path identifier:
              path_id
                                 AXI4 PATH 0
                                 AXI4_PATH_1
                                AXI4_PATH_2
                                AXI4_PATH_3
                                AXI4_PATH_4
                             Refer to "Overloaded Procedure Common Arguments" on page 137 for
                             more details.
                             Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                             Arguments" on page 137 for more details.
```

#### **Returns** None

```
-- Create a write transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_write_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Print the transaction record (including delay values) of the
-- tr_id transaction.
print(tr id, 1, bfm index, axi4 tr if 0(bfm index));
```

### destruct transaction()

This blocking procedure removes a transaction record for clean-up purposes and memory management that is uniquely identified by the transaction id argument previously created by either the *create write transaction()* or procedure.

```
Prototype
```

```
procedure destruct transaction
   transaction id : in integer;
  bfm id
                   : in integer;
  path id
                   : in axi4 path t; --optional
                  : inout axi4_vhd_if struct t
   signal tr if
```

#### **Arguments** transaction id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Returns None

```
-- Create a write transaction with start address of 0.
-- Creation returns tr id to identify the transaction.
create write transaction(0, tr id, bfm index, axi4 tr if 0(bfm index));
. . . .
-- Remove the transaction record for the tr id transaction.
destruct transaction(tr id, bfm index, axi4 tr if 0(bfm index));
```

# wait\_on()

This blocking task waits for an event(s) on the *ACLK* or *ARESETn* signals to occur before proceeding. An optional *count* argument waits for the number of events equal to *count*.

```
procedure wait on
Prototype
                                     : in integer;
                 phase
                 count: in integer; --optional
                 bfm id
                                    : in integer;
                 path id
                                     : in axi4_path_t; --optional
                  signal tr if
                                     : inout axi4 vhd if struct t
Arguments phase
                                Wait for:
                                    AXI4_CLOCK_POSEDGE
                                    AXI4_CLOCK_NEGEDGE
AXI4_CLOCK_ANYEDGE
                                    AXI4_CLOCK_0_TO_1
                                    AXI4_CLOCK_1_TO_0
AXI4_RESET_POSEDGE
                                    AXI4 RESET NEGEDGE
                                    AXI4_RESET_ANYEDGE
                                    AXI4_RESET_0_TO_1
                                    AXI4_RESET_1_TO_0
              count
                                 (Optional) Wait for a number of events to occur set by
                                 count. (default = 1)
              bfm_id
                                 BFM identifier. Refer to "Overloaded Procedure
                                Common Arguments" on page 137 for more details.
              path_id
                                (Optional) Parallel process path identifier:
                                    AXI4 PATH 0
                                    AXI4_PATH_1
                                    AXI4 PATH 2
                                    AXI4_PATH_3
                                    AXI4_PATH_4
                                Refer to "Overloaded Procedure Common
                                Arguments" on page 137 for more details.
                                Transaction signal interface. Refer to "Overloaded
              tr_if
                                Procedure Common Arguments" on page 137 for
                                more details.
Returns
              None
```

This chapter provides information about the VHDL slave BFM. The BFM has an API that contains procedures to configure the BFM and to access the Transaction Record during the lifetime of the transaction.

# Slave BFM Protocol Support

The AXI4-Lite slave BFM supports the AMBA AXI4 protocol with restrictions detailed in "Protocol Restrictions" on page 1.

# **Slave Timing and Events**

For detailed timing diagrams of the protocol bus activity refer to the relevant AMBA AXI Protocol Specification chapter, which you can use to reference details of the following slave BFM API timing and events.

The specification does not define any timescale or clock period with signal events sampled and driven at rising *ACLK* edges. Therefore, the slave BFM does not contain any timescale, timeunit, or timeprecision declarations with the signal setup and hold times specified in units of simulator time-steps.

# **Slave BFM Configuration**

The slave BFM supports the full range of signals defined for the AMBA AXI protocol specification. The BFM has parameters that can be used to configure the widths of the address and data signals and transaction fields to configure timeout factors, setup and hold times, etc.

The address and data signals widths can be changed from their default settings by assigning them with new values, usually performed in the top-level module of the testbench. These new values are then passed into the slave BFM via a parameter port list of the slave BFM component.

The following table lists the parameter names for the address and data signals, and their default values.

**Table 9-1. Slave BFM Signal Width Parameters** 

Signal Width Parameter	Description
AXI4_ADDRESS_WIDTH	Address signal width in bits. This applies to the <i>ARADDR</i> and <i>AWADDR</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 32.
AXI4_RDATA_WIDTH	Read data signal width in bits. This applies to the <i>RDATA</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.
AXI4_WDATA_WIDTH	Write data signal width in bits. This applies to the WDATA signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.

A slave BFM has configuration fields that you can set via the *set\_config()* function to configure timeout factors, setup and hold times, etc. You can also get the value of a configuration field via the *get\_config()* procedures. The full list of configuration fields is described in the Table 9-2.

**Table 9-2. Slave BFM Configuration** 

Configuration Field	Description
Timing Variables	
AXI4_CONFIG_SETUP_TIME	The setup-time prior to the active edge of <i>ACLK</i> , in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_HOLD_TIME	The hold-time after the active edge of ACLK, in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_MAX_TRANSACTION_ TIME_FACTOR	The maximum timeout duration for a read/write transaction in clock cycles. Default: 100000.
AXI4_CONFIG_BURST_TIMEOUT_ FACTOR	The maximum delay between the individual phases of a read/write transaction in clock cycles. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_AWVALID_ ASSERTION_TO_AWREADY	The maximum timeout duration from the assertion of <i>AWVALID</i> to the assertion of <i>AWREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_ARVALID_ ASSERTION_TO_ARREADY	The maximum timeout duration from the assertion of <i>ARVALID</i> to the assertion of <i>ARREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_RVALID_ ASSERTION_TO_RREADY	The maximum timeout duration from the assertion of <i>RVALID</i> to the assertion of <i>RREADY</i> in clock periods (default 10000).
AXI4_CONFIG_MAX_LATENCY_BVALID_ ASSERTION_TO_BREADY	The maximum timeout duration from the assertion of <i>BVALID</i> to the assertion of <i>BREADY</i> in clock periods (default 10000).


**Table 9-2. Slave BFM Configuration (cont.)** 

Configuration Field	Description	
Timing Variables		
AXI4_CONFIG_MAX_LATENCY_WVALID_ ASSERTION_TO_WREADY	The maximum timeout duration from the assertion of <i>WVALID</i> to the assertion of <i>WREADY</i> in clock periods (default 10000).	
Slave Attributes		
AXI4_CONFIG_SLAVE_START_ADDR	Configures the start address map for the slave.	
AXI4_CONFIG_SLAVE_END_ADDR	Configures the end address map for the slave.	
AXI4_CONFIG_MAX_OUTSTANDING_WR	Configures the maximum number of outstanding write requests from the master which can be processed by the slave. The slave will back-pressure the master by setting the signal AWREADY=0b0 if this value is exceeded.	
AXI4_CONFIG_MAX_OUTSTANDING_RD	Configures the maximum number of outstanding read requests from the master which can be processed by the slave. The slave will back-pressure the master by setting the signal ARREADY=0b0 if this value is exceeded.	
Error Detection		
AXI4_CONFIG_ENABLE_ALL_ASSERTIONS	Global enable/disable of all assertion checks in the BFM.  0 = disabled 1 = enabled (default)	
AXI_CONFIG_ENABLE_ASSERTION	Individual enable/disable of assertion check in the BFM.  0 = disabled 1 = enabled (default)	

<sup>&</sup>lt;sup>1.</sup> Refer to Slave Timing and Events for details of simulator time-steps.

# **Slave Assertions**

The slave BFM performs protocol error checking via built-in assertions.



# **Assertion Configuration**

By default all built-in assertions are enabled in the slave BFM. To globally disable them in the master BFM, use the *set\_config()* command as the following example illustrates.

```
set_config(AXI4_CONFIG_ENABLE_ALL_ASSERTIONS,0,bfm_index,
axi4 tr if 0(bfm index));
```

Alternatively, you can disable individual built-in assertions by using a sequence of *get\_config()* and *set\_config()* commands on the respective assertion. For example, to disable assertion checking for the *AWADDR* signal changing between the *AWVALID* and *AWREADY* handshake signals, use the following sequence of commands:

```
-- Define a local bit vector to hold the value of the assertion bit vector
variable config_assert_bitvector : std_logic_vector(AXI4_MAX_BIT_SIZE-1
downto 0);

-- Get the current value of the assertion bit vector
get_config(AXI4_CONFIG_ENABLE_ASSERTION, config_assert_bitvector,
bfm_index, axi4_tr_if_0(bfm_index));

-- Assign the AXI4_AWADDR_CHANGED_BEFORE_AWREADY assertion bit to 0
config_assert_bitvector(AXI4_AWADDR_CHANGED_BEFORE_AWREADY) := '0';

-- Set the new value of the assertion bit vector
set_config(AXI4_CONFIG_ENABLE_ASSERTION, config_assert_bitvector,
bfm_index, axi4_tr_if_0(bfm_index));
```

#### Note.



Do not confuse the AXI4\_CONFIG\_ENABLE\_ASSERTION bit vector with the AXI4\_CONFIG\_ENABLE\_ALL\_ASSERTIONS global enable/disable.

To re-enable the AXI4\_AWADDR\_CHANGED\_BEFORE\_AWREADY assertion, follow the above code sequence and assign the assertion within the AXI4\_CONFIG\_ENABLE\_ASSERTION bit vector to '1'.

For a complete listing of assertions, refer to "AXI4-Lite Assertions" on page 337.

## VHDL Slave API

This section describes the VHDL Slave API.

# set\_config()

This nonblocking procedure sets the configuration of the slave BFM.

```
Prototype
               procedure set config
                config name
                                 : in std logic vector(7 downto 0);
                config_val
                                 : in std logic vector(AXI4 MAX BIT SIZE-1 downto 0)
                integer;
                 bfm id
                                  : in integer;
                 path id
                                  : inaxi4 path t; --optional
                 signal tr if
                                 : inout \overline{a}xi4\underline{v}hd\underline{i}f struct t
Arguments config_name
                                Configuration name:
                                    AXI4 CONFIG_SETUP_TIME
                                    AXI4_CONFIG_HOLD_TIME
                                    AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR
                                    AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
AXI4_CONFIG_MAX_LATENCY_AWVALID_
                                      ASSERTION_TO_AWREADY
                                    AXI4_CONFIG_MAX_LATENCY_ARVALID_
                                      ASSERTION TO ARREADY
                                    AXI4_CONFIG_MAX_LATENCY_RVALID_
                                      ASSERTION_TO_RREADY
                                    AXI4_CONFIG_MAX_LATENCY_BVALID_
                                      ASSERTION_TO_BREADY
                                    AXI4_CONFIG_MAX_LATENCY_WVALID_
                                   ASSERTION_TO_WREADY
AXI4_CONFIG_SLAVE_START_ADDR
AXI4_CONFIG_SLAVE_END_ADDR
                                    AXI4 CONFIG MAX OUTSTANDING WR
                                    AXI4 CONFIG MAX OUTSTANDING RD
               config_val
                                Refer to "Slave BFM Configuration" on page 199 for description and
                                valid values.
               bfm id
                                BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                                on page 137 for more details.
               path_id
                                (Optional) Parallel process path identifier:
                                    AXI4_PATH_0
                                    AXI4_PATH_1
                                    AXI4_PATH_2
                                    AXI4_PATH_3
                                    AXI4 PATH 4
                                Refer to "Overloaded Procedure Common Arguments" on page 137 for
                                more details.
                                Transaction signal interface. Refer to "Overloaded Procedure Common
              tr if
                                Arguments" on page 137 for more details.
```

## **Example**

Returns

```
set_config(AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR, 1000, bfm_index,
axi4 tr if 0(bfm index));
```

None

# get\_config()

This nonblocking procedure gets the configuration of the slave BFM.

```
Prototype
               procedure get config
                 config name
                                  : in std logic vector(7 downto 0);
                                  : out std logic vector(AXI4 MAX BIT SIZE-1 downto
                 config val
                 0) | integer;
                 bfm id
                                   : in integer;
                 path id
                                   : in axi4 path t; --optional
                 signal tr if
                                 : inout axi4 vhd if struct t
              config_name
                              Configuration name:
Arguments
                                  AXI4_CONFIG_SETUP_TIME
                                  AXI4_CONFIG_HOLD_TIME
                                  AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR
                                  AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
AXI4_CONFIG_MAX_LATENCY_AWVALID_
                                  ASSERTION_TO_AWREADY
AXI4_CONFIG_MAX_LATENCY_ARVALID_
                                    ASSERTION_TO_ARREADY
                                  AXI4_CONFIG_MAX_LATENCY_RVALID_
                                    ASSERTION_TO_RREADY
                                  AXI4_CONFIG_MAX_LATENCY_BVALID_
                                  ASSERTION_TO_BREADY
AXI4_CONFIG_MAX_LATENCY_WVALID_
                                  ASSERTION_TO_WREADY
AXI4_CONFIG_SLAVE_START_ADDR
AXI4_CONFIG_SLAVE_END_ADDR
                                  AXI4_CONFIG_MAX_OUTSTANDING_WR
                                  AXI4 CONFIG MAX OUTSTANDING RD
               config_val
                              Refer to "Slave BFM Configuration" on page 199 for description and
                              valid values.
                              BFM identifier. Refer to "Overloaded Procedure Common Arguments"
               bfm_id
                              on page 137 for more details.
               path id
                              (Optional) Parallel process path identifier:
                                  AXI4_PATH_0
                                  AXI4_PATH_1
                                  AXI4_PATH_2
AXI4_PATH_3
                                  AXI4 PATH 4
                              Refer to "Overloaded Procedure Common Arguments" on page 137 for
                              more details.
                              Transaction signal interface, Refer to "Overloaded Procedure Common
               tr_if
                              Arguments" on page 137 for more details.
Returns
               config val
```

```
get_config(AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR, config_value,
    bfm index, axi4 tr if 0(bfm index));
```

# create\_slave\_transaction()

This nonblocking procedure creates a slave transaction. All transaction fields default to legal protocol values, unless previously assigned a value. It returns the *transaction\_id* argument.

```
Prototype
                procedure create slave transaction
                    transaction id : out integer;
                   bfm id
                                       : in integer;
                   path id
                                       : in axi4 path t; --optional
                                       : inout a\overline{x}14 v\overline{h}d if struct t
                    signal tr if
                ) ;
Arguments
                                           Transaction identifier. Refer to "Overloaded Procedure
                transaction id
                                           Common Arguments" on page 137.
                                           BFM identifier. Refer to "Overloaded Procedure
                bfm id
                                           Common Arguments" on page 137.
                                           (Optional) Parallel process path identifier:
                path id
                                               AXI4_PATH_0
AXI4_PATH_1
                                               AXI4 PATH 2
                                               AXI4_PATH_3
                                               AXI4_PATH_4
                                           Refer to "Overloaded Procedure Common Arguments"
                                           on page 137 for more details.
                                           Transaction signal interface. Refer to "Overloaded
                tr if
                                           Procedure Common Arguments" on page 137.
Protocol
                addr
                                           Start address
Transaction
Fields
                                           Protection:
                prot
                                               AXI4_NORM_SEC_DATA; (default)
                                               AXI4_PRIV_SEC_DATA;
                                               AXI4_NORM_NONSEC_DATA;
                                               AXI4_PRIV_NONSEC_DATA;
                                               AXI4_NORM_SEC_INST;
                                               AXI4_PRIV_SEC_INST;
AXI4_NORM_NONSEC_INST;
                                               AXI4 PRIV NONSEC INST;
                                           Data words.
                data words
                write strobes
                                           Write strobes:
                                               Each strobe 0 or 1.
                resp
                                           Response:
                                               AXI4_OKAY;
                                               AXI4_SLVERR;
                                               AXI4 DECERR;
                read or write
                                           Read or write transaction flag:
                                               AXI TRANS READ:
                                               AXI_TRANS_WRITÉ
```

Operational Transaction Fields	gen_write_strobes	Correction of write strobes for invalid byte lanes:  0 = write_strobes passed through to protocol signals.  1 = write_strobes auto-corrected for invalid byte lanes (default).
	operation_mode	Operation mode: AXI4_TRANSACTION_NON_BLOCKING; AXI4_TRANSACTION_BLOCKING; (default)
	write_data_mode	Write data mode: AXI4_DATA_AFTER_ADDRESS; (default) AXI4_DATA_WITH_ADDRESS;
	address_valid_delay	Address channel <i>ARVALID/AWVALID</i> delay measured in <i>ACLK</i> cycles for this transaction (default = 0).
	data_valid_delay	Write data channel WVALID delay array measured in ACLK cycles for this transaction (default = 0 for all elements).
	write_response_valid_delay	Write data channel $BVALID$ delay measured in $ACLK$ cycles for this transaction (default = 0).
	address_ready_delay	Address channel <i>ARREADY/AWREADY</i> delay measured in <i>ACLK</i> cycles for this transaction (default = 0).
	data_ready_delay	Read data channel $RREADY$ delay measured in $ACLK$ cycles for this transaction (default = 0).
	write_response_ready_ delay	Write data channel $BREADY$ delay measured in $ACLK$ cycles for this transaction (default = 0).
	transaction_done	Transaction done flag for this transaction
Returns	transaction_id	Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137.

```
-- Create a slave transaction
-- Returns the transaction ID (tr_id) for this created transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_3(bfm_index));
```

# set\_addr()

This nonblocking procedure sets the start address *addr* field for a transaction that is uniquely identified by the transaction id field previously created by the create slave transaction() procedure.

### **Prototype**

```
set addr
   addr : in std logic vector(AXI4 MAX BIT SIZE-1 downto 0)
   integer;
  transaction id : in integer;
  bfm id : in integer;
  path id : in axi4 path t; --optional
  signal tr_if : inout axi4_vhd_if_struct_t
```

#### Arguments addr

Start address of transaction.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4 PATH 1 AXI4 PATH 2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

#### **Returns** None



#### Note

You do not normally use this procedure in a Slave Test Program.

# get\_addr()

This nonblocking procedure gets the start address *addr* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the <u>create\_slave\_transaction()</u> procedure.

```
Prototype

get_addr

addr : out std_logic_vector(AXI4_MAX_BIT_SIZE-1 downto 0) |
integer;
transaction_id : in integer;
bfm_id : in integer;
path_id : in axi4_path_t; --optional
signal tr_if : inout axi4_vhd_if_struct_t
);

Arguments

Arguments

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.
```

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

**Returns** addr

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the start address addr of the tr_id transaction
get addr(addr, tr id, bfm index, axi4 tr if 0(bfm index));
```

# set\_prot()

This nonblocking procedure sets the protection *prot* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              set prot
                 prot: in integer;
                 transaction_id : in integer;
                 bfm_id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments prot
                            Protection:
                               AXI4_NORM_SEC_DATA (default);
                               AXI4_PRIV_SEC_DATA;
                               AXI4 NORM NONSEC DATA;
                               AXI4 PRIV NONSEC DATA;
                               AXI4_NORM_SEC_INST;
                               AXI4_PRIV_SEC_INST;
                               AXI4_NORM_NONSEC_INST;
                               AXI4_PRIV_NONSEC_INST;
              transaction_id
                            Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path_id
                               AXI4 PATH 0
                               AXI4_PATH_1
                               AXI4_PATH_2
                               AXI4 PATH 3
                               AXI4_PATH_4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
             tr_if
                            Transaction signal interface. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
Returns
              None
      You do not normally use this procedure in a slave test program.
```

# get\_prot()

This nonblocking procedure gets the protection *prot* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              get prot
                 prot: out integer;
                 transaction_id : in integer;
                 bfm_id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments prot
                            Protection:
                               AXI4_NORM_SEC_DATA;
                               AXI4_PRIV_SEC_DATA;
                               AXI4_NORM_NONSEC_DATA;
                               AXI4 PRIV NONSEC DATA;
                               AXI4_NORM_SEC_INST;
                               AXI4_PRIV_SEC_INST;
                               AXI4_NORM_NONSEC_INST;
                               AXI4_PRIV_NONSEC_INST;
              transaction_id
                           Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm_id
                           on page 137 for more details.
              path_id
                            (Optional) Parallel process path identifier:
                               AXI4 PATH 0
                               AXI4_PATH_1
                               AXI4_PATH_2
                               AXI4 PATH 3
                               AXI4_PATH_4
                               Refer to "Overloaded Procedure Common Arguments" on page 137
                               for more details.
             tr_if
                            Transaction signal interface. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
Returns
              prot
```

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the protection field of the tr_id transaction.
get prot(prot, tr id, bfm index, axi4 tr if 0(bfm index));
```

# set\_data\_words()

This nonblocking procedure sets the read *data\_words* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype

set_data_words

data_words: in std_logic_vector(AXI4_MAX_BIT_SIZE-1 downto 0)
| integer;
    transaction_id : in integer;
    bfm_id : in integer;
    path_id : in axi4_path_t; --optional
    signal tr_if : inout axi4_vhd_if_struct_t
);

Arguments

data_words

Data words.

transaction_id Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.
```

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

**Returns** None

tr\_if

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the data_words field to 2 for the read data phase (beat)
-- for the tr_id transaction.
set_data_words(2, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
```

# get\_data\_words()

This nonblocking procedure gets a *data\_words* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              get data words
                 data words: out std logic vector(AXI4 MAX BIT SIZE-1 downto 0)
                 integer;
                 transaction id : in integer;
                 bfm_id : in integer;
                 path_id : in axi4_path_t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments data_words
                            Data words.
                            Transaction identifier. Refer to "Overloaded Procedure Common
              transaction_id
                            Arguments" on page 137 for more details.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path id
                               AXI4_PATH_0
                               AXI4_PATH_1
                               AXI4_PATH_2
                               AXI4_PATH_3
                               AXI4 PATH 4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              data_words
```

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the data_words field of the data phase (beat)
-- for the tr_id transaction.
get data words(data, tr id, bfm index, axi4 tr if 0(bfm index));
```

# set\_write\_strobes()

This nonblocking procedure sets the *write\_strobes* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
```

```
set_write_strobes
(
   write_strobes : in std_logic_vector (AXI4_MAX_BIT_SIZE-1 downto
   0) | integer;
   transaction_id : in integer;
   bfm_id : in integer;
   path_id : in axi4_path_t; --optional
   signal tr_if : inout axi4_vhd_if_struct_t
);
```

#### **Arguments** write\_strobes

write\_strobes Write strobes array.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id

BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 123 for more details.

tr\_if

None

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

#### Returns



#### Note

You do not normally use this procedure in a slave test program.

# get\_write\_strobes()

This nonblocking procedure gets the *write\_strobes* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              get write strobes
                 write strobes : out std logic vector (AXI4 MAX BIT SIZE-1
                 downto 0) | integer;
                 transaction id : in integer;
                 bfm id : in integer;
                 path id : in axi4 path t; --optional
                 signal tr_if : inout axi4_vhd_if_struct_t
              );
Arguments write_strobes
                             Write strobes array.
              transaction id
                             Transaction identifier. Refer to "Overloaded Procedure Common
                             Arguments" on page 137 for more details.
                             BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                             on page 137 for more details.
                             (Optional) Parallel process path identifier:
              path_id
                                 AXI4 PATH 0
                                 AXI4_PATH_1
                                 AXI4_PATH_2
                                 AXI4_PATH_3
                                 AXI4 PATH 4
                             Refer to "Overloaded Procedure Common Arguments" on page 137 for
                             more details.
                             Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
```

Returns write strobes

# **Example**

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Get the write_strobes field of the data phase (beat)
-- for the tr_id transaction.
get_write_strobes(write_strobe, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
```

Arguments" on page 137 for more details.

# set\_resp()

This nonblocking procedure sets the response *resp* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              set resp
                  resp: in std logic vector (AXI4 MAX BIT SIZE-1 downto 0)
                  integer;
                 transaction id : in integer;
                 bfm id : in integer;
                 path id : in axi4 path t; --optional
                 signal tr_if : inout axi4_vhd_if_struct_t
              );
Arguments resp
                              Transaction response:
                                 AXI4 OKAY = 0;
                                 AXI4 SLVERR = 2;
                                 AXI4\_DECERR = 3;
                              Transaction identifier. Refer to "Overloaded Procedure Common
              transaction id
                              Arguments" on page 137 for more details.
                              BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                              on page 137 for more details.
                              (Optional) Parallel process path identifier:
              path_id
                                 AXI4_PATH_0
                                 AXI4_PATH_1
                                 AXI4_PATH_2
AXI4_PATH_3
                                 AXI4_PATH_4
                              Refer to "Overloaded Procedure Common Arguments" on page 137 for
                              more details.
                              Transaction signal interface. Refer to "Overloaded Procedure Common
              tr if
                              Arguments" on page 137 for more details.
```

## **Example**

Returns

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the read response to AXI_OKAY for the data phase (beat)
-- for the tr_id transaction.
set resp(AXI4 OKAY, tr id, bfm index, axi4 tr if 0(bfm index));
```

None

# get\_resp()

This nonblocking procedure gets a response *resp* field for a transaction uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
```

```
get_resp
(
  resp: out std_logic_vector (AXI4_MAX_BIT_SIZE-1 downto 0) |
  integer;
  transaction_id : in integer;
  bfm_id : in integer;
  path_id : in axi4_path_t; --optional
  signal tr_if : inout axi4_vhd_if_struct_t
);
```

#### Arguments resp

Transaction response:

AXI4\_OKAY = 0; AXI4\_SLVERR = 2; AXI4\_DECERR = 3;

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

**Returns** resp

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the response field of the data phase (beat)
-- of the tr_id transaction.
get resp(read resp, tr id, bfm index, axi4 tr if 0(bfm index));
```

# set\_read\_or\_write()

This procedure sets the read\_or\_write field for a transaction that is uniquely identified by the transaction id field previously created by the create slave transaction() procedure.

```
set read or write
Prototype
```

```
read or write: in integer;
transaction id : in integer;
bfm id : in integer;
path_id : in axi4_path_t; --optional
signal tr if : inout axi4 vhd if struct t
```

**Arguments** read\_or\_write Read or write transaction:

```
AXI4_TRANS_READ = 0
AXI4_TRANS_WRITE = 1
```

transaction id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common Arguments" bfm\_id

on page 137 for more details.

(Optional) Parallel process path identifier: path id

> AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4 PATH 3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

#### **Returns** None

Note

You do not normally use this procedure in a slave test program.

# get\_read\_or\_write()

This nonblocking procedure gets the *read\_or\_write* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

### **Arguments** read\_or\_write Read or write transaction:

```
AXI4_TRANS_READ = 0
AXI4_TRANS_WRITE = 1
```

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns read\_or\_write

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the read_or_write field of tr_id transaction.
get_read_or_write(read_or_write, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
```

# set\_gen\_write\_strobes()

This nonblocking procedure sets the *gen\_write\_strobes* field for a write transaction that is uniquely identified by the transaction id field previously created by the create slave transaction() procedure.

### **Prototype**

```
set gen write strobes
  gen_write_strobes: in integer;
  transaction_id : in integer;
  bfm id : in integer;
  path id: in axi4 path t; --optional
  signal tr if : inout axi4 vhd if struct t
```

Correction of write strobes for invalid byte lanes: Arguments gen\_write\_strobes

> 0 = write\_strobes passed through to protocol signals. 1 = write\_strobes auto-corrected for invalid byte lanes (default).

transaction id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common Arguments" bfm\_id

on page 137 for more details.

(Optional) Parallel process path identifier: path\_id

> AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

#### Returns

None

tr\_if

### Note

You do not normally use this procedure in a slave test program.

# get gen write strobes()

This nonblocking procedure gets the *gen\_write\_strobes* field for a write transaction that is uniquely identified by the transaction id field previously created by the create slave transaction() procedure.

```
Prototype
```

```
get gen write strobes
   gen_write_strobes: out integer;
   transaction_id : in integer;
   bfm id : in integer;
   path id: in axi4 path t; --optional
   signal tr if : inout axi4 vhd if struct t
```

**Arguments** gen\_write\_strobes Correct write strobes flag:

> 0 = write\_strobes passed through to protocol signals. 1 = write\_strobes auto-corrected for invalid byte lanes.

Transaction identifier. Refer to "Overloaded Procedure Common" transaction id

Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common Arguments" bfm id

on page 137 for more details.

(Optional) Parallel process path identifier: path\_id

> AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4 PATH 2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

Transaction signal interface. Refer to "Overloaded Procedure Common tr\_if

Arguments" on page 137 for more details.

#### Returns

gen write strobes

```
-- Create a slave transaction. Creation returns tr id to identify the
transaction.
create slave transaction(tr id, bfm index, axi4 tr if 0(bfm index));
. . . .
-- Get the auto correction write strobes flag of the tr id transaction.
get gen write strobes (write strobes flag, tr id, bfm index,
axi4 tr if 0(bfm index));
```

# set\_operation\_mode()

This nonblocking procedure sets the *operation\_mode* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              set operation mode
                 operation_mode: in integer;
                 transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments operation_mode
                               Operation mode:
                                   AXI4_TRANSACTION_NON_BLOCKING;
                                   AXI4_TRANSACTION_BLOCKING (default);
              transaction id
                               Transaction identifier. Refer to "Overloaded Procedure Common
                               Arguments" on page 137 for more details.
              bfm_id
                               BFM identifier. Refer to "Overloaded Procedure Common
                               Arguments" on page 137 for more details.
                               (Optional) Parallel process path identifier:
              path_id
                                   AXI4 PATH 0
                                   AXI4_PATH_1
                                   AXI4_PATH_2
                                   AXI4_PATH_3
                                   AXI4_PATH_4
                               Refer to "Overloaded Procedure Common Arguments" on page 137
                               for more details.
                               Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                               Common Arguments" on page 137 for more details.
```

## **Example**

Returns

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the operation mode to nonblocking for the tr_id transaction.
set_operation_mode(AXI4_TRANSACTION_NON_BLOCKING, tr_id, bfm_index, axi4 tr if 0(bfm index));
```

None

# get\_operation\_mode()

This nonblocking procedure gets the *operation\_mode* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              get operation mode
                 operation_mode: out integer;
                 transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments operation_mode
                                 Operation mode:
                                    AXI4_TRANSACTION_NON_BLOCKING;
                                    AXI4 TRANSACTION BLOCKING;
              transaction id
                                 Transaction identifier. Refer to "Overloaded Procedure Common
                                 Arguments" on page 137 for more details.
              bfm_id
                                 BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                                 on page 137 for more details.
                                 (Optional) Parallel process path identifier:
              path_id
                                    AXI4 PATH 0
                                    AXI4_PATH_1
                                    AXI4_PATH_2
                                    AXI4_PATH_3
AXI4_PATH_4
                                 Refer to "Overloaded Procedure Common Arguments" on page 137 for
                                 more details.
              tr_if
                                 Transaction signal interface. Refer to "Overloaded Procedure Common
```

Returns operation\_mode

## **Example**

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the operation mode of the tr_id transaction.
get_operation_mode(operation_mode, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
```

Arguments" on page 137 for more details.

# set\_write\_data\_mode()

This nonblocking procedure sets the *write\_data\_mode* field for a transaction that is uniquely identified by the transaction id field previously created by the create slave transaction() procedure.

### **Prototype**

```
set write data mode
  write_data_mode: in integer;
  transaction_id : in integer;
  bfm id : in integer;
  path id : in axi4 path t; --optional
  signal tr if : inout axi4 vhd if struct t
```

Arguments write data mode

Write data mode:

```
AXI4_DATA_AFTER_ADDRESS (default);
AXI4 DATA WITH ADDRESS;
```

transaction id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common Arguments" bfm\_id

on page 137 for more details.

(Optional) Parallel process path identifier: path\_id

> AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

#### **Returns**

None

You do not normally use this procedure in a slave test program.

# get\_write\_data\_mode()

This nonblocking procedure gets the *write\_data\_mode* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

**Arguments** write\_data\_mode Write data mode:

AXI4\_DATA\_AFTER\_ADDRESS; AXI4\_DATA\_WITH\_ADDRESS;

transaction id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns write\_data\_mode

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write data mode of the tr_id transaction
get_write_data_mode(write_data_mode, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# set\_address\_valid\_delay()

This nonblocking procedure sets the *address\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

#### **Prototype**

```
set_address_valid_delay
(
   address_valid_delay: in integer;
   transaction_id : in integer;
   bfm_id : in integer;
   path_id : in axi4_path_t; --optional
   signal tr_if : inout axi4_vhd_if_struct_t
):
```

### Arguments address valid delay

Address channel ARVALID/AWVALID delay measured in ACLK

cycles for this transaction. Default: 0.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Returns None

Note



You do not normally use this procedure in a slave test program.

# get\_address\_valid\_delay()

This nonblocking procedure gets the *address\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              get address valid delay
                 address_valid_delay: out integer;
                 transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments address valid delay
                                   Address channel ARVALID/AWVALID delay in ACLK cycles for
                                   this transaction.
              transaction_id
                                   Transaction identifier. Refer to "Overloaded Procedure"
                                   Common Arguments" on page 137 for more details.
              bfm id
                                   BFM identifier. Refer to "Overloaded Procedure Common
                                   Arguments" on page 137 for more details.
                                   (Optional) Parallel process path identifier:
              path id
                                      AXI4 PATH 0
                                      AXI4 PATH 1
                                      AXI4 PATH 2
                                      AXI4_PATH_3
                                      AXI4 PATH 4
```

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure

Common Arguments" on page 137 for more details.

Returns address\_valid\_delay

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the address channel delay of the tr_id transaction.
get_address_valid_delay(address_valid_delay, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
```

# get\_address\_ready\_delay()

This nonblocking procedure gets the address\_ready\_delay field for a transaction that is uniquely identified by the transaction id field previously created by the create slave transaction() procedure.

```
Prototype
              get address ready delay
                  address_ready_delay: out integer;
transaction_id : in integer;
                  bfm id : in integer;
                  path id: in axi4 path t; --optional
                  signal tr if : inout axi4 vhd if struct t
                                    Address channel ARREADY/AWREADY delay measured in
Arguments address_ready_delay
                                    ACLK cycles for this transaction.
              transaction_id
                                    Transaction identifier. Refer to "Overloaded Procedure
                                    Common Arguments" on page 137 for more details.
              bfm id
```

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

(Optional) Parallel process path identifier: path id

> AXI4 PATH 0 AXI4 PATH 1 AXI4 PATH 2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure

Common Arguments" on page 137 for more details.

Returns address\_ready\_delay

tr\_if

```
-- Create a slave transaction. Creation returns tr id to identify
-- the transaction.
create slave transaction(tr id, bfm index, axi4 tr if 0(bfm index));
. . . .
-- Get the address channel *READY delay of the tr id transaction.
get address ready delay (address ready delay, tr id, bfm index,
axi4 tr if 0(bfm index));
```

**Prototype** 

# set\_data\_valid\_delay()

set data valid delay

This nonblocking procedure sets the *data\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
data valid delay: in integer;
                  transaction id : in integer;
                 bfm id : in integer;
                 path id : in axi4 path t; --optional
                 signal tr_if : inout axi4_vhd_if_struct_t
Arguments data_valid_delay
                                    Read data channel array to hold RVALID delays measured in
                                    ACLK cycles for this transaction. Default: 0.
                                    Transaction identifier. Refer to "Overloaded Procedure
              transaction_id
                                    Common Arguments" on page 137 for more details.
              bfm id
                                    BFM identifier. Refer to "Overloaded Procedure Common
                                    Arguments" on page 137 for more details.
              path_id
                                    (Optional) Parallel process path identifier:
```

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

page 137 for more details

Transaction signal interface. Refer to "Overloaded Procedure

Common Arguments" on page 137 for more details.

Returns None

tr\_if

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_write_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the read channel RVALID delay to 3 ACLK cycles for the data
-- phase (beat) of the tr_id transaction.
set data valid delay(3, tr id, bfm index, axi4 tr if 0(bfm index));
```

# get\_data\_valid\_delay()

This nonblocking procedure sets the *data\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              get data valid delay
                  data_valid_delay: out integer;
                  transaction id : in integer;
                 bfm id : in integer;
                 path id : in axi4 path t; --optional
                 signal tr_if : inout axi4_vhd_if_struct_t
Arguments data_valid_delay
                                    Data channel array to hold RVALID/WVALID delays measured
                                    in ACLK cycles for this transaction.
                                    Transaction identifier. Refer to "Overloaded Procedure
              transaction_id
                                    Common Arguments" on page 137 for more details.
                                    BFM identifier. Refer to "Overloaded Procedure Common
              bfm id
                                    Arguments" on page 137 for more details.
              path_id
                                    (Optional) Parallel process path identifier:
                                       AXI4 PATH 0
                                       AXI4 PATH 1
                                       AXI4_PATH_2
                                       AXI4_PATH_3
                                       AXI4_PATH_4
                                    Refer to "Overloaded Procedure Common Arguments" on
                                    page 137 for more details.
              tr_if
                                    Transaction signal interface. Refer to "Overloaded Procedure
                                    Common Arguments" on page 137 for more details.
Returns
              data_valid_delay
```

```
-- Create a slave transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write channel WVALID delay for the data
-- phase (beat) of the tr_id transaction.
get_data_valid_delay(data_valid_delay, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# get\_data\_ready\_delay()

This nonblocking procedure gets the *data\_ready\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

**Arguments** data ready delay

Data channel array to hold *RREADY*/WREADY delay

measured in ACLK cycles for this transaction.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path id

(Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

**Returns** None

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Get the read data channel RREADY delay for the
-- data phase (beat) of the tr_id transaction.
get_data_ready_delay(data_ready_delay, 0, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
```

# set\_write\_response\_valid\_delay()

This nonblocking procedure sets the *write\_response\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
               set write response valid delay
                  write_response_valid_delay: in integer;
transaction_id : in integer;
                  bfm id : in integer;
                  path id : in axi4 path t; --optional
                  signal tr if : inout axi4 vhd if struct t
                                          Write data channel BVALID delay measured in ACLK
Arguments write_response_valid_delay
                                           cycles for this transaction. Default: 0.
               transaction_id
                                           Transaction identifier. Refer to "Overloaded Procedure"
                                           Common Arguments" on page 137 for more details.
               bfm id
                                           BFM identifier. Refer to "Overloaded Procedure Common
                                           Arguments" on page 137 for more details.
                                           (Optional) Parallel process path identifier:
               path id
                                              AXI4 PATH 0
                                              AXI4 PATH 1
                                              AXI4 PATH 2
```

AXI4\_PATH\_3
AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more

details.

**Returns** None

tr\_if

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the write response channel BVALID delay to 3 ACLK cycles for the
-- tr_id transaction.
set_write_response_valid_delay(3, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# get\_write\_response\_valid\_delay()

This nonblocking procedure gets the *write\_response\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure

```
Prototype
              get write response valid delay
                  write_response_valid_delay: out integer;
transaction_id : in integer;
                  bfm id : in integer;
                  path id: in axi4 path t; --optional
                  signal tr if : inout axi4 vhd if struct t
                                     Write data channel BVALID delay measured in ACLK cycles for
Arguments write response valid
                                     this transaction.
              delav
              transaction id
                                     Transaction identifier. Refer to "Overloaded Procedure
                                     Common Arguments" on page 137 for more details.
              bfm_id
                                     BFM identifier. Refer to "Overloaded Procedure Common
                                     Arguments" on page 137 for more details.
              path_id
                                     (Optional) Parallel process path identifier:
                                         AXI4 PATH 0
                                        AXI4 PATH 1
                                        AXI4 PATH 2
                                         AXI4_PATH_3
                                         AXI4_PATH_4
                                     Refer to "Overloaded Procedure Common Arguments" on
                                     page 137 for more details.
                                     Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                                     Common Arguments" on page 137 for more details.
              write response valid
Returns
              delay
```

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write response channel BVALID delay of the tr_id transaction.
get_write_response_valid_delay(write_response_valid_delay, tr_id,
bfm_index, axi4_tr_if_0(bfm_index));
```

# get write response ready delay()

This nonblocking procedure gets the write\_response\_ready\_delay field for a transaction that is uniquely identified by the transaction id field previously created by the *create slave transaction()* procedure.

#### Prototype

```
get write response ready delay
   write_response_ready_delay: out integer;
   transaction_id : in integer;
  bfm id : in integer;
  path id: in axi4 path t; --optional
   signal tr if : inout axi4 vhd if struct t
```

Arguments write\_response\_ready\_delay Write data channel BREADY delay measured in ACLK cycles

for this transaction.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path id

(Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4 PATH 1 AXI4 PATH 2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

#### Returns

write\_response\_ready\_delay

```
-- Create a slave transaction. Creation returns tr id to identify
-- the transaction.
create slave transaction(tr id, bfm index, axi4 tr if 0(bfm index));
. . . .
-- Get the write response channel BREADY delay of the tr id transaction.
get write response ready delay(write resp ready delay, tr id, bfm index,
axi4 tr if 0(bfm index));
```

# set\_transaction\_done()

This nonblocking procedure sets the *transaction\_done* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
               set transaction done
                  transaction_done : in integer;
transaction_id : in integer;
                  bfm id : in integer;
                  path id: in axi4 path t; --optional
                  signal tr if : inout axi4 vhd if struct t
Arguments transaction done
                                      Transaction done flag for this transaction
               transaction_id
                                      Transaction identifier. Refer to "Overloaded Procedure
                                      Common Arguments" on page 137 for more details.
               bfm id
                                      BFM identifier. Refer to "Overloaded Procedure Common
                                      Arguments" on page 137 for more details.
               path_id
                                      (Optional) Parallel process path identifier:
                                          AXI4_PATH_0
                                          AXI4_PATH_1
AXI4_PATH_2
                                          AXI4_PATH_3
                                          AXI4_PATH_4
                                      Refer to "Overloaded Procedure Common Arguments" on
                                      page 137 for more details.
                                      Transaction signal interface. Refer to "Overloaded Procedure
               tr_if
                                      Common Arguments" on page 137 for more details.
```

None

## **Example**

Returns

```
-- Create a slave transaction.
-- Creation returns tr_id to identify the transaction.
create_slave_transaction(0, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Set the slave transaction_done flag of the tr_id transaction.
set transaction done(1, tr id, bfm index, axi4 tr if 0(bfm index));
```

# get\_transaction\_done()

This nonblocking procedure gets the *transaction\_done* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
               get transaction done
                   transaction_done : out integer;
transaction_id : in integer;
                  bfm id : in integer;
                  path id: in axi4 path t; --optional
                   signal tr if : inout axi4 vhd if struct t
Arguments transaction done
                                      Transaction done flag for this transaction
               transaction_id
                                      Transaction identifier. Refer to "Overloaded Procedure
                                      Common Arguments" on page 137 for more details.
               bfm id
                                      BFM identifier. Refer to "Overloaded Procedure Common
                                      Arguments" on page 137 for more details.
               path_id
                                      (Optional) Parallel process path identifier:
                                         AXI4_PATH_0
                                         AXI4_PATH_1
AXI4_PATH_2
                                          AXI4_PATH_3
                                         AXI4_PATH_4
                                      Refer to "Overloaded Procedure Common Arguments" on
                                      page 137 for more details.
                                      Transaction signal interface. Refer to "Overloaded Procedure
               tr_if
                                      Common Arguments" on page 137 for more details.
Returns
               transaction_done
```

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the transaction_done flag of the tr_id transaction.
get_transaction_done(transaction_done, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# execute\_read\_data\_phase()

This procedure executes a read data phase that is uniquely identified by the *transaction\_id* argument previously created by the *create\_slave\_transaction()* procedure. This phase can be blocking (default) or nonblocking, defined by the transaction record *operation\_mode* field.

The *execute\_read\_data\_phase()* sets the *RVALID* protocol signal at the appropriate time defined by the transaction record *data\_valid\_delay* field and sets the *transaction\_done* field to '1' when the phase completes.

```
Prototype
              procedure execute read data phase
                  transaction id : in integer;
                                     : in integer;
                 bfm id
                 path id
                                     : in axi4_path_t; --optional
                  signal tr if
                                     : inout axi4 vhd if struct t
Arguments transaction_id
                                 Transaction identifier. Refer to "Overloaded Procedure
                                 Common Arguments" on page 137 for more details.
              bfm id
                                 BFM identifier. Refer to "Overloaded Procedure Common
                                 Arguments" on page 137 for more details.
              path_id
                                 (Optional) Parallel process path identifier:
                                     AXI4 PATH 0
                                     AXI4 PATH 1
                                     AXI4_PATH_2
                                     AXI4_PATH_3
                                     AXI4_PATH_4
                                 Refer to "Overloaded Procedure Common Arguments" on
                                 page 137 for more details.
                                 Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                                 Common Arguments" on page 137 for more details.
              None
Returns
```

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Execute the read data phase for the tr_id transaction.
execute read data phase(tr id, bfm index, axi4 tr if 0(bfm index));
```

## execute\_write\_response\_phase()

This procedure executes a write response phase that is uniquely identified by the *transaction\_id* argument previously created by the *create\_slave\_transaction()* procedure. This phase can be blocking (default) or nonblocking, defined by the transaction record *operation\_mode* field.

It sets the *BVALID* protocol signal at the appropriate time defined by the transaction record *write\_response\_valid\_delay* field. It also sets the *transaction\_done* field on completion.

```
procedure execute write response phase
Prototype
                  transaction id : in integer;
                  bfm id
                                     : in integer;
                  path id
                                     : in axi4_path_t; --optional
                  signal tr if
                                     : inout axi4 vhd if struct t
                                 Transaction identifier, Refer to "Overloaded Procedure"
Arguments transaction id
                                 Common Arguments" on page 137 for more details.
                                 BFM identifier. Refer to "Overloaded Procedure Common
               bfm id
                                 Arguments" on page 137 for more details.
                                 (Optional) Parallel process path identifier:
               path_id
                                    AXI4_PATH_0
AXI4_PATH_1
                                    AXI4_PATH_2
                                     AXI4_PATH_3
                                    AXI4 PATH 4
                                 Refer to "Overloaded Procedure Common Arguments" on
                                 page 137 for more details.
               tr_if
                                 Transaction signal interface. Refer to "Overloaded"
                                 Procedure Common Arguments" on page 137 for more
                                 details.
Returns
               None
```

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_2(bfm_index));
....
-- Execute the write response phase of the tr_id transaction.
execute write response phase(tr id, bfm index, axi4 tr if 2(bfm index));
```

## get\_write\_addr\_phase()

This blocking procedure gets a write address phase uniquely identified by the *transaction\_id* argument previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
             procedure get write addr phase
                 transaction id : in integer;
                                   : in integer;
                 bfm id
                 path id
                                   : in axi4 path t; -- Optional
                                   : inout axi4_vhd_if_struct_t
                 signal tr_if
                               Transaction identifier. Refer to "Overloaded Procedure
Arguments transaction_id
                               Common Arguments" on page 137 for more details.
                               BFM identifier. Refer to "Overloaded Procedure Common
              bfm_id
                               Arguments" on page 137 for more details.
                               (Optional) Parallel process path identifier:
              path_id
                                  AXI4_PATH_0
                                  AXI4_PATH_1
                                  AXI4_PATH_2
AXI4_PATH_3
                                  AXI4 PATH 4
                               Refer to "Overloaded Procedure Common Arguments" on
                               page 137 for more details.
              tr if
                               Transaction signal interface. Refer to "Overloaded
                               Procedure Common Arguments" on page 137 for more
                               details.
Returns
              None
-- Create a slave transaction. Creation returns tr id to identify
-- the transaction.
create slave transaction(tr id, bfm index, axi4 tr if 0(bfm index));
. . . .
-- Get the write address phase of the tr id transaction.
get write addr phase(tr id, bfm index, axi4 tr if 0(bfm index));
```

## get\_read\_addr\_phase()

This blocking procedure gets a read address phase uniquely identified by the *transaction\_id* argument previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              procedure get read addr phase
                 transaction id : in integer;
                 bfm id
                                    : in integer;
                                   : in axi4_path_t; -- Optional
                 path id
                                   : inout axi4 vhd if struct t
                 signal tr if
                                Transaction identifier. Refer to "Overloaded Procedure
Arguments
              transaction_id
                                Common Arguments" on page 137 for more details.
                                BFM identifier. Refer to "Overloaded Procedure Common
              bfm id
                                Arguments" on page 137 for more details.
                                (Optional) Parallel process path identifier:
              path_id
                                   AXI4 PATH 0
                                   AXI4 PATH_1
                                   AXI4 PATH 2
                                   AXI4 PATH 3
                                   AXI4_PATH_4
                                Refer to "Overloaded Procedure Common Arguments" on
                                page 137 for more details.
                                Transaction signal interface. Refer to "Overloaded"
              tr if
                                Procedure Common Arguments" on page 137 for more
                                details.
Returns
              None
```

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the read address phase of the tr_id transaction.
get read addr phase(tr id, bfm index, axi4 tr if 0(bfm index));
```

## get\_write\_data\_phase()

This blocking procedure gets a write data phase that is uniquely identified by the *transaction\_id* argument previously created by the *create\_slave\_transaction()* procedure.

```
Prototype
              procedure get write data phase
                 transaction id : in integer;
                 bfm id
                                    : in integer;
                                     : in axi4_path_t; --optional
                 path id
                 signal tr if
                                    : inout axi4 vhd if struct t
Arguments transaction_id Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path_id
                                AXI4 PATH 0
                                AXI4 PATH 1
                                AXI4 PATH 2
                                AXI4_PATH_3
                                AXI4 PATH 4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
              tr_if
                            Transaction signal interface. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
Returns
              None
```

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write data phase for the first beat of the tr_id transaction.
get_write_data_phase(tr_id, last, bfm_index, axi4 tr if 0(bfm index));
```

## get\_read\_addr\_cycle()

This blocking procedure waits until the read address channel ARVALID signal is asserted.

```
Prototype
             procedure get read addr cycle
                bfm id
                                   : in integer;
                path id
                                  : in axi4 adv path t; --optional
                                  : inout axi4_vhd_if struct t
                signal tr if
                           BFM identifier. Refer to "Overloaded Procedure Common Arguments"
Arguments bfm_id
                           on page 137 for more details.
                           (Optional) Parallel process path identifier:
             path_id
                              AXI4 PATH 5
                              AXI4_PATH_6
                              AXI4_PATH_7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

**Returns** None

tr\_if

```
// Wait for the ARVALID signal to be asserted.
bfm.get_read_addr_cycle(bfm_index, axi4_tr_if_0(bfm_index));
```

### execute\_read\_addr\_ready()

This procedure executes a read address ready by placing the *ready* argument value onto the *ARREADY* signal. It will block (default) for one *ACLK* period.

```
procedure execute read addr ready
Prototype
                  ready : in integer;
                               : in integer;
                  bfm id
                  path id
                                    : in axi4 path t; --optional
                  signal tr if : inout axi4 vhd if struct t
                                    Transaction identifier. Refer to "Overloaded Procedure
Arguments transaction_id
                                    Common Arguments" on page 137 for more details.
              non_blocking_mode
                                    (Optional) Nonblocking mode:
                                       0 = Nonblocking
                                       1 = Blocking (default)
              bfm id
                                    BFM identifier. Refer to "Overloaded Procedure Common
                                    Arguments" on page 137 for more details.
              path_id
                                    (Optional) Parallel process path identifier:
                                       AXI4_PATH_0
AXI4_PATH_1
                                       AXI4_PATH_2
                                       AXI4_PATH_3
                                       AXI4_PATH_4
                                    Refer to "Overloaded Procedure Common Arguments" on
                                    page 137 for more details.
                                    Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                                    Common Arguments" on page 137 for more details.
Returns
              None
```

```
-- Set the ARREADY signal to 1 and block for 1 ACLK cycle execute read addr ready(1, 1, index, AXI4 PATH 6, axi4 tr if 6(index));
```

### get\_read\_data\_ready()

This blocking procedure returns the value of the read data channel *RREADY* signal using the *ready* argument. It will block for one *ACLK* period.

```
procedure get_read_data ready
Prototype
                 ready : out integer;
                 bfm id
                                    : in integer;
                                    : in axi4_adv_path_t; --optional
                 path id
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
Arguments ready
                            The value of the RREADY signal.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

```
// Get the RREADY signal value
bfm.get read data ready(ready, bfm index, axi4 tr if 0(bfm index));
```

### get\_write\_addr\_cycle()

This blocking procedure waits until the write address channel AWVALID signal is asserted.

```
Prototype
             procedure get write addr cycle
                bfm id
                                   : in integer;
                path id
                                  : in axi4 adv path t; --optional
                                  : inout axi4_vhd_if_struct_t
                signal tr if
                           BFM identifier. Refer to "Overloaded Procedure Common Arguments"
Arguments bfm_id
                           on page 137 for more details.
                           (Optional) Parallel process path identifier:
             path_id
                              AXI4 PATH 5
                              AXI4_PATH_6
                              AXI4_PATH_7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

**Returns** None

tr\_if

```
// Wait for the AWVALID signal to be asserted.
bfm.get write addr cycle(bfm index, axi4 tr if 0(bfm index));
```

### execute\_write\_addr\_ready()

This procedure executes a write address ready by placing the *ready* argument value onto the *AWREADY* signal. It will block for one *ACLK* period.

```
procedure execute_write_addr ready
Prototype
                  ready : in integer;
                 bfm id
                                    : in integer;
                 path id
                                    : in axi4 path t; --optional
                                   : inout axi4_vhd_if_struct_t
                  signal tr if
                                 Transaction identifier. Refer to "Overloaded Procedure
Arguments transaction_id
                                 Common Arguments" on page 137 for more details.
                                 (Optional) Data phase (beat) number.
              index
                                 BFM identifier, Refer to "Overloaded Procedure Common
              bfm id
                                 Arguments" on page 137 for more details.
                                 (Optional) Parallel process path identifier:
              path_id
                                     AXI4 PATH 0
                                     AXI4 PATH 1
                                     AXI4_PATH_2
                                     AXI4_PATH_3
                                     AXI4_PATH_4
                                 Refer to "Overloaded Procedure Common Arguments" on
                                 page 137 for more details.
                                 Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                                 Common Arguments" on page 137 for more details.
Returns
              None
```

```
-- Set the AWREADY signal to 1 and block for 1 ACLK cycle execute write addr ready(1, 1, index, AXI4 PATH 5, axi4 tr if 5(index));
```

## get\_write\_data\_cycle()

This blocking procedure waits until the write data channel WVALID signal is asserted.

```
Prototype
             procedure get write data cycle
                 bfm id
                                   : in integer;
                 path id
                                   : in axi4 adv path t; --optional
                                   : inout axi4_vhd_if struct t
                 signal tr if
                           BFM identifier. Refer to "Overloaded Procedure Common Arguments"
Arguments bfm_id
                           on page 137 for more details.
                           (Optional) Parallel process path identifier:
             path_id
                               AXI4 PATH 5
                               AXI4_PATH_6
                               AXI4_PATH_7
                           Refer to "Overloaded Procedure Common Arguments" on page 137 for
                           more details.
```

Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common

**Returns** None

tr\_if

```
// Wait for the WVALID signal to be asserted.
bfm.get write data cycle(bfm index, axi4 tr if 0(bfm index));
```

### execute\_write\_data\_ready()

This procedure executes a write data ready by placing the *ready* argument value onto the *WREADY* signal. It blocks for one *ACLK* period.

```
procedure execute write data ready
Prototype
                   ready : in integer;
                  bfm id
                                     : in integer;
                   path id
                                      : in axi4 path t; --optional
                                    : inout a\overline{x}14 v\overline{h}d if s\overline{t}ruct t
                   signal tr if
                                     Transaction identifier. Refer to "Overloaded Procedure
Arguments transaction_id
                                     Common Arguments" on page 137 for more details.
               non_blocking_mode
                                     (Optional) Nonblocking mode:
                                        0 = Nonblocking
                                        1 = Blocking (default)
               bfm id
                                     BFM identifier. Refer to "Overloaded Procedure Common
                                     Arguments" on page 137 for more details.
               path_id
                                     (Optional) Parallel process path identifier:
                                        AXI4_PATH_0
AXI4_PATH_1
                                        AXI4_PATH_2
                                        AXI4_PATH_3
                                        AXI4_PATH_4
                                     Refer to "Overloaded Procedure Common Arguments" on
                                     page 137 for more details.
               tr_if
                                     Transaction signal interface. Refer to "Overloaded Procedure
                                     Common Arguments" on page 137 for more details.
Returns
               None
```

```
-- Set the WREADY signal to 1 and block for 1 ACLK cycle execute write data ready(1, 1, index, AXI4 PATH 7, axi4 tr if 7(index));
```

### get\_write\_resp\_ready()

This blocking procedure returns the value of the write response channel *BREADY* signal using the *ready* argument. It blocks for one *ACLK* period.

```
procedure get_write_resp ready
Prototype
                 ready : out integer;
                 bfm id
                                   : in integer;
                                    : in axi4_adv_path_t; --optional
                 path id
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
                            The value of the RREADY signal.
Arguments ready
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

```
// Get the BREADY signal value
bfm.get write resp ready(ready, bfm index, axi4 tr if 0(bfm index));
```

## push transaction id()

This nonblocking procedure pushes a transaction ID into the back of a queue. The transaction is uniquely identified by the transaction id argument previously created by the create slave transaction() procedure. The queue is identified by the queue id argument.

#### **Prototype**

```
procedure push transaction id
   transaction_id : in integer;
   queue_id : in integer;
   bfm id
                     : in integer;
   path id
                     : in axi4 path t; --optional
                     : inout a\overline{x} if v\overline{h}d if struct t
   signal tr if
```

### **Arguments** transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

queue\_id Queue identifier:

```
AXI4_QUEUE_ID_0
AXI4_QUEUE_ID_1
AXI4_QUEUE_ID_2
AXI4 QUEUE ID 3
AXI4 QUEUE ID 4
AXI4 QUEUE ID 5
AXI4 QUEUE ID 6
AXI4_QUEUE_ID_7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

```
AXI4 PATH 0
AXI4_PATH_1
AXI4_PATH_2
AXI4_PATH_3
AXI4 PATH 4
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

#### Returns

None

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Push the transaction record into queue 1 for the tr_id transaction.
push_transaction_id(tr_id, AXI4_QUEUE_ID_1, bfm_index,
axi4_tr_if_0(bfm_index));
```

### pop transaction id()

This nonblocking (unless queue is empty) procedure pops a transaction ID from the front of a queue. The transaction is uniquely identified by the transaction id argument previously created by the *create\_slave\_transaction()* procedure. The queue is identified by the *queue id* argument.

If the queue is empty then it will block until an entry becomes available.

```
Prototype
```

```
procedure pop transaction id
   transaction_id : in integer;
   queue id : in integer;
                    : in integer;
  bfm i\overline{d}
  path id
                    : in axi4 path t; --optional
  signal tr if
                   : inout axi4 vhd if struct t
```

#### **Arguments** transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

queue\_id Queue identifier:

```
AXI4 QUEUE ID 0
AXI4 QUEUE ID 1
AXI4_QUEUE_ID_2
AXI4_QUEUE_ID_3
AXI4 QUEUE ID 4
AXI4 QUEUE ID 5
AXI4_QUEUE_ID_6
AXI4 QUEUE ID 7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

```
AXI4 PATH 0
AXI4_PATH_1
AXI4_PATH_2
AXI4_PATH_3
AXI4_PATH_4
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

#### Returns

None

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Pop the transaction record from queue 1 for the tr_id transaction.
pop_transaction_id(tr_id, AXI4_QUEUE_ID_1, bfm_index,
axi4_tr_if_0(bfm_index));
```

### print()

This nonblocking procedure prints a transaction record that is uniquely identified by the *transaction\_id* argument previously created by the <u>create\_slave\_transaction()</u> procedure.

```
procedure print
Prototype
                  transaction id : in integer;
                  print delays : in integer; --optional
                  bfm i\overline{d}
                                     : in integer;
                  path_id
                                      : in axi4_path_t; --optional
                  signal tr if
                                     : inout axi4 vhd if struct t
                             Transaction identifier. Refer to "Overloaded Procedure Common
Arguments transaction id
                             Arguments" on page 137 for more details.
              print_delays
                             (Optional) Print delay values flag:
                                 0 = do not print the delay values (default).
                                 1 = print the delay values.
                             BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm_id
                             on page 137 for more details.
              path id
                             (Optional) Parallel process path identifier:
                                 AXI4_PATH_0
                                 AXI4_PATH_1
                                 AXI4_PATH_2
                                 AXI4 PATH 3
                                 AXI4 PATH 4
                             Refer to "Overloaded Procedure Common Arguments" on page 137 for
                             more details.
              tr if
                             Transaction signal interface. Refer to "Overloaded Procedure Common
                             Arguments" on page 137 for more details.
```

### **Example**

Returns

```
-- Create a slave transaction. Creation returns tr_id to identify
-- the transaction.
create_slave_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Print the transaction record (including delay values) of the
-- tr_id transaction.
print(tr id, 1, bfm index, axi4 tr if 0(bfm index));
```

None

### destruct transaction()

This blocking procedure removes a transaction record for clean-up purposes and memory management, uniquely identified by the transaction id argument previously created by the *create slave transaction()* procedure.

```
Prototype
```

```
procedure destruct transaction
   transaction id : in integer;
  bfm id
                   : in integer;
  path id
                   : in axi4 path t; --optional
                  : inout axi4_vhd_if struct t
   signal tr if
```

#### **Arguments** transaction id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

#### Returns None

```
-- Create a slave transaction. Creation returns tr id to identify
-- the transaction.
create slave transaction(tr id, bfm index, axi4 tr if 0(bfm index));
. . . .
-- Remove the transaction record for the tr id transaction.
destruct transaction(tr id, bfm index, axi4 tr if 0(bfm index));
```

## wait\_on()

This blocking procedure waits for an event on the *ACLK* or *ARESETn* signals to occur before proceeding. An optional *count* argument waits for the number of events equal to *count*.

```
procedure wait on
Prototype
                                     : in integer;
                 phase
                 count: in integer; --optional
                 bfm id
                                    : in integer;
                 path id
                                     : in axi4_path_t; --optional
                  signal tr if
                                    : inout axi4 vhd if struct t
              );
Arguments phase
                                Wait for:
                                    AXI4_CLOCK_POSEDGE
                                    AXI4_CLOCK_NEGEDGE
AXI4_CLOCK_ANYEDGE
                                    AXI4_CLOCK_0_TO_1
                                    AXI4_CLOCK_1_TO_0
AXI4_RESET_POSEDGE
                                    AXI4 RESET NEGEDGE
                                    AXI4_RESET_ANYEDGE
                                    AXI4_RESET_0_TO_1
                                    AXI4_RESET_1_TO_0
              count
                                 (Optional) Wait for a number of events to occur set by
                                 count. (default = 1)
              bfm_id
                                 BFM identifier. Refer to "Overloaded Procedure
                                 Common Arguments" on page 137 for more details.
              path_id
                                 (Optional) Parallel process path identifier:
                                    AXI4 PATH 0
                                    AXI4_PATH_1
                                    AXI4 PATH 2
                                    AXI4_PATH_3
                                    AXI4_PATH_4
                                 Refer to "Overloaded Procedure Common
                                 Arguments" on page 137 for more details.
                                 Transaction signal interface. Refer to "Overloaded
              tr_if
                                 Procedure Common Arguments" on page 137 for
                                 more details.
Returns
              None
```

## **Helper Functions**

AMBA AXI protocols typically provide a start address only in a transaction, with the following addresses for each byte of a data calculated. Helper functions provide you with a simple interface to set and get actual address/data values.

## get\_write\_addr\_data()

tr if

This nonblocking procedure returns the actual address *addr* and *data* of a particular byte in a write data beat. It also returns the maximum number of bytes (*dynamic\_size*) in the write data phase (beat). It is used in a slave test program as a helper procedure to store a byte of data at a particular address in the slave memory.

```
Prototype
              procedure get write addr data
                 transaction id : in integer;
                 byte index
                                  : in integer;
                 dynamic size
                                   : out integer;
                 addr
                                   : out std logic vector(AXI4 MAX BIT SIZE-1
                 downto 0);
                 data
                                    : out std logic vector(7 downto 0);
                 bfm id
                                    : in integer;
                                    : in axi4 path t; --optional
                 path id
                 signal tr_if
                                   : inout axi4_vhd_if_struct_t
                               Transaction identifier. Refer to "Overloaded Procedure"
Arguments transaction_id
                              Common Arguments" on page 137 for more details.
              byte_index
                               Data byte number in a data phase (beat)
              dynamic size
                               Number of data bytes in a data phase (beat).
              addr
                               Data byte address.
              data
                              Write data byte.
                              BFM identifier. Refer to "Overloaded Procedure Common
              bfm id
                              Arguments" on page 137 for more details.
              path_id
                               (Optional) Parallel process path identifier:
                                  AXI4 PATH 0
                                  AXI4_PATH_1
                                  AXI4_PATH_2
                                  AXI4_PATH_3
                                  AXI4 PATH 4
```

page 137 for more details.

Refer to "Overloaded Procedure Common Arguments" on

Common Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure"

**Returns** dynamic\_size

addr data

```
-- Wait for a write data phase to complete for the write trans
-- transaction.
get_write_data_phase(write_trans, index, AXI4_PATH_1,
                         axi4 tr if 1(index));
-- Get the address, first data byte and byte length for the
-- data phase (beat).
get_write_addr_data(write_trans, 0, byte_length, addr, data, index,
                        \overline{AXI4} PATH 1, \overline{axi4} tr if 1(index));
-- Store the first data byte into the slave memory using the
-- slave test program do_byte write procedure.
do byte write(addr, data);
-- Get the remaining bytes of the write data phase (beat)
-- and store them in the slave memory.
if byte length > 1 then
   for j in 1 to byte length-1 loop
      get_write_addr_data(write_trans, j, byte_length, addr, data, index,
                            AXI4 PATH 1, axi4 tr if 1(index));
      do byte write(addr, data);
   end loop;
end if;
```

## get\_read\_addr()

Prototype

This nonblocking procedure returns the actual address *addr* a particular byte in a read data transaction. It also returns the maximum number of bytes (*dynamic\_size*) in the read data phase (beat). It is used in a slave test program as a helper procedure to return the address of a data byte in the slave memory.

procedure get read addr

```
transaction id : in integer;
                  byte index
                                     : in integer;
                  dynamic size
                                    : out integer;
                  addr
                                     : out std logic vector(AXI4 MAX BIT SIZE-
                  1 downto 0);
                 bfm id
                                     : in integer;
                                     : in axi4_path_t; --optional
                  path id
                                    : inout axi4\_vhd\_if struct t
                  signal tr if
                                    Transaction identifier. Refer to "Overloaded Procedure
Arguments transaction id
                                    Common Arguments" on page 137 for more details.
              byte index
                                    Data byte number in a data phase (beat)
              dynamic size
                                    Number of data bytes in a data phase (beat).
              addr
                                    Data byte address.
              bfm id
                                    BFM identifier. Refer to "Overloaded Procedure
                                    Common Arguments" on page 137 for more details.
              path_id
                                    (Optional) Parallel process path identifier:
                                        AXI4 PATH 0
                                        AXI4 PATH 1
                                        AXI4_PATH_2
                                        AXI4 PATH 3
                                       AXI4_PATH_4
                                    Refer to "Overloaded Procedure Common Arguments"
                                    on page 137 for more details.
              tr_if
                                    Transaction signal interface. Refer to "Overloaded
                                    Procedure Common Arguments" on page 137 for more
                                    details.
              dynamic_size
Returns
              addr
```

```
-- Get the byte address and number of bytes in the data phase (beat).
get read addr(read trans, 0, byte length, addr, index, AXI4 PATH 4,
                  axi4_tr_if_4(index));
-- Retrieve the first data byte from the slave memory using the
-- slave test program do byte read procedure.
do byte read(addr, data);
-- Set the first read data byte for the read trans transaction.
set read data(read trans, 0, byte length, addr, data, index,
                  AXI4 PATH 4, axi4 tr if 4(index));
-- Loop for the number of bytes in the data phase (beat)
-- given by the byte length.
if byte length > 1 then
   for j in 1 to byte_length-1 loop
      -- Get the next read data byte address.
      get_read_addr(read_trans, j, byte_length, addr, index,
                     AXI4 PATH 4, axi4 tr if 4(index));
      -- Retrieve the next data byte from the slave memory using the
      -- slave test program do byte read procedure.
      do byte read(addr, data);
      -- Set the next read data byte for the read trans transaction.
      set_read_data(read_trans, j, byte_length, addr, data, index,
                        \overline{AXI4} PATH 4, ax\overline{i4} tr if 4(index));
   end loop;
end if;
```

## set\_read\_data()

This nonblocking procedure sets a read *data* byte in a read transaction prior to execution. It is used in a slave test program as a helper procedure to set the read data retrieved from the slave memory into the relevant byte of a read data phase.

```
Prototype
              procedure set read data
                  transaction id : in integer;
                 byte index
                                     : in integer;
                 dynamic_size
                                    : in integer;
                  addr
                                    : in std logic vector(AXI4 MAX BIT SIZE-1
                  downto 0);
                  data
                                     : in std logic vector(7 downto 0);
                 bfm id
                                     : in integer;
                 path_id
                                     : in axi4 path t; --optional
                                     : inout axi4 vhd if struct t
                  signal tr if
              );
                                      Transaction identifier. Refer to "Overloaded Procedure
Arguments transaction_id
                                      Common Arguments" on page 137 for more details.
              byte index
                                      Data byte index number of a particular data phase
                                      (beat).
                                      Maximum number of bytes in a particular data phase
              dynamic size
                                      (beat).
              addr
                                      Read address.
              data
                                      Read data byte.
                                      BFM identifier. Refer to "Overloaded Procedure
              bfm id
                                      Common Arguments" on page 137 for more details.
              path_id
                                      (Optional) Parallel process path identifier:
                                         AXI4 PATH 0
                                         AXI4_PATH_1
                                         AXI4_PATH_2
                                         AXI4_PATH_3
                                         AXI4 PATH 4
                                      Refer to "Overloaded Procedure Common Arguments"
                                      on page 137 for more details.
                                      Transaction signal interface. Refer to "Overloaded"
              tr if
                                      Procedure Common Arguments" on page 137 for more
                                      details.
              None
Returns
```

```
-- Get the byte address and number of bytes in the data phase (beat).
get read addr(read trans, 0, byte length, addr, index, AXI4 PATH 4,
                  axi4_tr_if_4(index));
-- Retrieve the first data byte from the slave memory using the
-- slave test program do byte read procedure.
do byte read(addr, data);
-- Set the first read data byte for the read trans transaction.
set read data (read trans, 0, byte length, addr, data, index,
                  AXI4 PATH 4, axi4 tr if 4(index));
-- Loop for the number of bytes in the data phase (beat)
-- given by the byte length.
if byte length > 1 then
   for j in 1 to byte_length-1 loop
      -- Get the next read data byte address.
      get_read_addr(read_trans, j, byte_length, addr, index,
                     AXI4 PATH 4, axi4 tr if 4(index));
      -- Retrieve the next data byte from the slave memory using the
      -- slave test program do byte read procedure.
      do byte read(addr, data);
      -- Set the next read data byte for the read trans transaction.
      set_read_data(read_trans, j, byte_length, addr, data, index,
                        \overline{AXI4} PATH 4, ax\overline{i4} tr if 4(index));
   end loop;
end if;
```

This section provides information about the VHDL monitor BFM. Each BFM has an API containing procedures that configure the BFM and access the dynamic Transaction Record during the lifetime of a transaction.

### **Inline Monitor Connection**

The connection of a monitor BFM to a test environment differs from that of a master and slave BFM. It is wrapped in an inline monitor interface and connected inline, between a master and slave, as shown in Figure 10-1. It has separate master and slave ports and monitors protocol traffic between a master and slave. By construction, the monitor has access to all the facilities provided by the monitor BFM.




Figure 10-1. Inline Monitor Connection Diagram

# **Monitor BFM Protocol Support**

The AXI4-Lite monitor BFM supports the AMBA AXI4-Lite protocol with restrictions detailed in "Protocol Restrictions" on page 1.

## **Monitor Timing and Events**

For detailed timing diagrams of the protocol bus activity and details of the following monitor BFM API timing and events, refer to the relevant AMBA AXI Protocol Specification chapter,

The AMBA AXI Protocol specification does not define any timescale or clock period with signal events sampled and driven at rising *ACLK* edges. Therefore, the monitor BFM does not contain any timescale, timeunit, or timeprecision declarations with the signal setup and hold times specified in units of simulator time-steps.

# **Monitor BFM Configuration**

The monitor BFM supports the full range of signals defined for the AMBA AXI protocol specification. The BFM has parameters you can use to configure the widths of the address and data signals; and transaction fields to configure timeout factors, and setup and hold times, etc.

The address and data signal widths can be changed from their default settings by assigning them with new values, usually performed in the top-level module of the testbench. These new values are then passed into the monitor BFM via a parameter port list of the monitor BFM component.

The following table lists the parameter names for the address and data, and their default values...

**Table 10-1. Signal Parameters** 

Signal Width Parameter	Description
AXI4_ADDRESS_WIDTH	Address signal width in bits. This applies to the <i>ARADDR</i> and <i>AWADDR</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 32.
AXI4_RDATA_WIDTH	Read data signal width in bits. This applies to the <i>RDATA</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.
AXI4_WDATA_WIDTH	Write data signal width in bits. This applies to the <i>WDATA</i> signals. Refer to the AMBA AXI Protocol specification for more details. Default: 64.

A monitor BFM has configuration fields that you can set via the *set\_config()* function to configure timeout factors, setup and hold times, etc. You can also get the value of a configuration field via the *get\_config()* function. The full list of configuration fields is described in the table below.

### **Table 10-2. Monitor BFM Configuration**

	<b>-</b>
Configuration Field	Description
Timing Variables	
AXI4_CONFIG_SETUP_TIME	The setup-time prior to the active edge of <i>ACLK</i> , in units of simulator timesteps for all signals. Default: 0.
AXI4_CONFIG_HOLD_TIME	The hold-time after the active edge of <i>ACLK</i> , in units of simulator time-steps for all signals. Default: 0.
AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR	The maximum timeout duration for a read/write transaction in clock cycles. Default: 100000.
AXI4_CONFIG_BURST_TIMEOUT_FACTOR	The maximum delay between the individual phases of a read/write transaction in clock cycles. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_AWVALID_ ASSERTION_TO_AWREADY	The maximum timeout duration from the assertion of <i>AWVALID</i> to the assertion of <i>AWREADY</i> in clock. periods. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_ARVALID_ ASSERTION_TO_ARREADY	The maximum timeout duration from the assertion of <i>ARVALID</i> to the assertion of <i>ARREADY</i> in clock periods. Default:10000.
AXI4_CONFIG_MAX_LATENCY_RVALID_ ASSERTION_TO_RREADY	The maximum timeout duration from the assertion of <i>RVALID</i> to the assertion of <i>RREADY</i> in clock periods. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_BVALID_ ASSERTION_TO_BREADY	The maximum timeout duration from the assertion of <i>BVALID</i> to the assertion of <i>BREADY</i> in clock periods. Default: 10000.
AXI4_CONFIG_MAX_LATENCY_WVALID_ ASSERTION_TO_WREADY	The maximum timeout duration from the assertion of <i>WVALID</i> to the assertion of <i>WREADY</i> in clock periods. Default: 10000.
Slave Attributes	
AXI4_CONFIG_SLAVE_START_ADDR	Configures the start address map for the slave.
AXI4_CONFIG_SLAVE_END_ADDR	Configures the end address map for the slave.

### Table 10-2. Monitor BFM Configuration (cont.)

Configuration Field	Description
Error Detection	
AXI4_CONFIG_ENABLE_ALL_ASSERTIONS	Global enable/disable of all assertion checks in the BFM.  0 = disabled 1 = enabled (default)
AXI4_CONFIG_ENABLE_ASSERTION	Individual enable/disable of assertion check in the BFM.  0 = disabled 1 = enabled (default)

<sup>&</sup>lt;sup>1.</sup> Refer to Monitor Timing and Events for details of simulator time-steps.

### **Monitor Assertions**

The monitor BFM performs protocol error checking via built-in assertions.



The built-in BFM assertions are independent of programming language and simulator.

## **Assertion Configuration**

By default, all built-in assertions are enabled in the monitor BFM. To globally disable them in the monitor BFM, use the *set\_config()* command as the following example illustrates:

```
set_config(AXI4_CONFIG_ENABLE_ALL_ASSERTIONS,0,bfm_index,
axi4 tr if 0(bfm index));
```

Alternatively, you disable individual built-in assertions by using a sequence of *get\_config()* and *set\_config()* commands on the respective assertion. For example, to disable assertion checking for the *AWADDR* signal changing between the *AWVALID* and *AWREADY* handshake signals, use the following sequence of commands:

```
-- Define a local bit vector to hold the value of the assertion bit vector variable config_assert_bitvector : std_logic_vector(AXI4_MAX_BIT_SIZE-1 downto 0);

-- Get the current value of the assertion bit vector get_config(AXI4_CONFIG_ENABLE_ASSERTION, config_assert_bitvector, bfm_index, axi4_tr_if_0(bfm_index));

-- Assign the AXI4_AWADDR_CHANGED_BEFORE_AWREADY assertion bit to 0 config_assert_bitvector(AXI4_AWADDR_CHANGED_BEFORE_AWREADY) := '0';

-- Set the new value of the assertion bit vector set_config(AXI4_CONFIG_ENABLE_ASSERTION, config_assert_bitvector, bfm index, axi4 tr if 0(bfm index));
```

### \_\_\_\_NC

Do not confuse the *AXI4\_CONFIG\_ENABLE\_ASSERTION* bit vector with the *AXI4\_CONFIG\_ENABLE\_ALL\_ASSERTIONS* global enable/disable.

To re-enable the AXI4\_AWADDR\_CHANGED\_BEFORE\_AWREADY assertion, following the above code sequence, assign the assertion within the AXI4\_CONFIG\_ENABLE\_ASSERTION bit vector to 1.

For a complete listing of assertions, refer to "AXI4-Lite Assertions" on page 337.

### **VHDL Monitor API**

This section describes the VHDL Monitor API.

## set\_config()

This nonblocking procedure sets the configuration of the monitor BFM.

```
Prototype
              procedure set config
                 config name
                                  : in std logic vector(7 downto 0);
                                 : in std logic vector(AXI4 MAX BIT SIZE-1
                 config val
                 downto 0) | integer;
                 bfm id
                                 : in integer;
                                 : in axi4_path_t; --optional
                 path id
                 signal tr if : inout axi4 vhd if struct t
                              Configuration name:
Arguments config_name
                                  AXI4_CONFIG_SETUP_TIME
                                  AXI4 CONFIG HOLD TIME
                                  AXI4_CONFIG_MAX_TRANSACTION_
                                    TIME_FACTOR
                                 AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
AXI4_CONFIG_MAX_LATENCY_AWVALID_
                                    ASSERTION_TO_AWREADY
                                  AXI4_CONFIG_MAX_LATENCY_ARVALID_
                                    ASSERTION_TO_ARREADY
                                  AXI4 CONFIG MAX LATENCY RVALID
                                    ASSERTION_TO_RREADY
                                  AXI4_CONFIG_MAX_LATENCY_BVALID_
                                    ASSERTION_TO_BREADY
                                  AXI4_CONFIG_MAX_LATENCY_WVALID_
                                  ASSERTION_TO_WREADY
AXI4_CONFIG_SLAVE_START_ADDR
                                  AXI4_CONFIG_SLAVE_END_ADDR
              config_val
                              Refer to "Monitor BFM Configuration" on page 264 for
                              description and valid values.
              bfm id
                              BFM identifier. Refer to "Overloaded Procedure Common
                              Arguments" on page 137 for more details.
```

path\_id (Optional) Parallel process path identifier:

> AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4 PATH 3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

**Returns** None

### **Example**

set config(AXI4 CONFIG MAX\_TRANSACTION\_TIME\_FACTOR, 1000, bfm\_index, axi4 tr if 0(bfm index));

## get\_config()

This nonblocking procedure gets the configuration of the monitor BFM.

```
Prototype
               procedure get config
                   config name
                                     : in std logic vector(7 downto 0);
                                     : out std logic vector(AXI4 MAX BIT SIZE-1
                   config val
                   downto 0) | integer;
                   bfm id
                                    : in integer;
                   path id
                                     : in axi4 path t; --optional
                   signal tr if : inout axi4 vhd if struct t
                               Configuration name:
Arguments
               config_name
                                  AXI4_CONFIG_SETUP_TIME
                                  AXI4_CONFIG_HOLD_TIME
                                  AXI4_CONFIG_MAX_TRANSACTION_TIME_FACTOR
                                  AXI4_CONFIG_ENABLE_ALL_ASSERTIONS
AXI4_CONFIG_ENABLE_ASSERTION
AXI4_CONFIG_MAX_LATENCY_AWVALID_
                                  ASSERTION_TO_AWREADY
AXI4_CONFIG_MAX_LATENCY_ARVALID_
                                     ASSERTION_TO_ARREADY
                                  AXI4_CONFIG_MAX_LATENCY_RVALID_
                                     ASSERTION_TO_RREADY
                                  AXI4_CONFIG_MAX_LATENCY_BVALID_
                                  ASSERTION_TO_BREADY
AXI4_CONFIG_MAX_LATENCY_WVALID_
                                  ASSERTION_TO_WREADY
AXI4_CONFIG_SLAVE_START_ADDR
AXI4_CONFIG_SLAVE_END_ADDR
               config_val
                               Refer to "Monitor BFM Configuration" on page 264 for description and
                               valid values.
               bfm_id
                               BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                               on page 137 for more details.
               path_id
                               (Optional) Parallel process path identifier:
                                  AXI4 PATH 0
                                  AXI4 PATH 1
                                  AXI4_PATH_2
                                  AXI4_PATH_3
                                  AXI4 PATH 4
                               Refer to "Overloaded Procedure Common Arguments" on page 137 for
                               more details.
                               Transaction signal interface. Refer to "Overloaded Procedure Common
               tr if
                               Arguments" on page 137 for more details.
Returns
               config_val
```

## create\_monitor\_transaction()

This nonblocking procedure creates a monitor transaction. All transaction fields default to legal protocol values, unless previously assigned a value. It returns with the *transaction\_id* argument.

```
Prototype
               procedure create monitor transaction
                   transaction id : out integer;
                   bfm id
                                      : in integer;
                   path id
                                      : in axi4_path_t; --optional
                   signal tr if
                                      : inout axi4 vhd if struct t
Arguments
                                           Transaction identifier. Refer to "Overloaded Procedure
               transaction id
                                           Common Arguments" on page 137 for more details.
                                           BFM identifier. Refer to "Overloaded Procedure
               bfm id
                                           Common Arguments" on page 137 for more details.
                                           (Optional) Parallel process path identifier:
               path id
                                              AXI4_PATH_0
                                              AXI4 PATH 1
                                              AXI4 PATH 2
                                              AXI4_PATH_3
                                              AXI4_PATH_4
                                           Refer to "Overloaded Procedure Common Arguments"
                                           on page 137 for more details.
                                           Transaction signal interface. Refer to "Overloaded
               tr_if
                                           Procedure Common Arguments" on page 137 for more
                                           details.
Transaction
               addr
                                           Start address
Fields
                                           Protection:
               prot
                                              AXI4_NORM_SEC_DATA; (default)
                                              AXI4_PRIV_SEC_DATA;
AXI4_NORM_NONSEC_DATA;
                                              AXI4_PRIV_NONSEC_DATA;
                                              AXI4 NORM SEC INST;
                                              AXI4_PRIV_SEC_INST;
                                              AXI4 NORM NONSEC INST;
                                              AXI4 PRIV NONSEC INST;
               data words
                                           Data words.
               write_strobes
                                           Write strobes array:
                                              Each element 0 or 1.
                                           Response:
               resp
                                              AXI4_OKAY;
                                              AXI4_SLVERR;
                                              AXI4 DECERR;
                                           Read or write transaction flag:
               read or write
                                              AXI_TRANS_READ;
                                              AXI_TRANS_WRITÉ
```

Operational Transaction Fields	gen_write_strobes	Correction of write strobes for invalid byte lanes:  0 = write_strobes passed through to protocol signals.  1 = write_strobes auto-corrected for invalid byte lanes (default).
	operation_mode	Operation mode:  AXI4_TRANSACTION_NON_BLOCKING;  AXI4_TRANSACTION_BLOCKING (default);
	write_data_mode	Write data mode: AXI4_DATA_AFTER_ADDRESS (default); AXI4_DATA_WITH_ADDRESS;
	address_valid_delay	Address channel <i>ARVALID/AWVALID</i> delay measured in <i>ACLK</i> cycles for this transaction. Default: 0.
	data_valid_delay	Data channel RVALID/WVALID delay measured in ACLK cycles for this transaction. Default: 0.
	write_response_valid_delay	Write response channel <i>BVALID</i> delay measured in <i>ACLK</i> cycles for this transaction. Default: 0).
	address_ready_delay	Address channel <i>ARREADY/AWREADY</i> delay measured in <i>ACLK</i> cycles for this transaction. Default: 0.

ACLK cycles for this transaction. Default: 0. write\_response\_ready\_delay

Write data channel BREADY delay measured in ACLK

Data channel RREADY/WREADY delay measured in

cycles for this transaction. Default: 0.

transaction\_done Transaction done flag for this transaction

Transaction identifier. Refer to "Overloaded Procedure Returns transaction\_id

Common Arguments" on page 137.

### **Example**

```
-- Create a monitor transaction
```

data\_ready\_delay

-- Returns the transaction ID (tr\_id) for this created transaction. create\_monitor\_transaction(tr\_id, bfm\_index,axi4\_tr\_if\_3(bfm\_index));

## set\_addr()

This nonblocking procedure sets the start address *addr* field for a transaction that is uniquely identified by the transaction id field previously created by the create monitor transaction() procedure.

```
Prototype
```

```
set addr
   addr : in std logic vector(AXI4 MAX BIT SIZE-1 downto 0)
   integer;
  transaction id : in integer;
  bfm id : in integer;
  path id : in axi4 path t; --optional
  signal tr_if : inout axi4_vhd_if_struct_t
```

#### Arguments addr

Start address of transaction.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4 PATH 1 AXI4 PATH 2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

#### Returns None

Note

You do not normally use this procedure in a Monitor Test Program.

## get\_addr()

This nonblocking procedure gets the start address *addr* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              get addr
                 addr : out std logic vector(AXI4 MAX BIT SIZE-1 downto 0)
                 integer;
                 transaction id : in integer;
                 bfm id : in integer;
                 path id : in axi4 path t; --optional
                 signal tr_if : inout axi4_vhd_if_struct_t
Arguments addr
                            Start address of transaction.
                            Transaction identifier. Refer to "Overloaded Procedure Common
              transaction_id
                            Arguments" on page 137 for more details.
              bfm id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path id
                                AXI4 PATH 0
                                AXI4 PATH 1
                                AXI4 PATH 2
                                AXI4_PATH_3
                                AXI4 PATH 4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
```

**Returns** addr Start address of transaction.

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the start address addr of the tr_id transaction
get_addr(addr, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
```

# set\_prot()

This nonblocking procedure sets the protection *prot* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              set prot
                 prot: in integer;
                 transaction_id : in integer;
                 bfm_id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments prot
                            Burst protection:
                               AXI4_NORM_SEC_DATA (default);
                               AXI4_PRIV_SEC_DATA;
                               AXI4 NORM NONSEC DATA;
                               AXI4 PRIV NONSEC DATA;
                               AXI4_NORM_SEC_INST;
                               AXI4_PRIV_SEC_INST;
                               AXI4_NORM_NONSEC_INST;
                               AXI4_PRIV_NONSEC_INST;
              transaction_id
                            Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path_id
                               AXI4 PATH 0
                               AXI4_PATH_1
                               AXI4_PATH_2
                               AXI4 PATH 3
                               AXI4 PATH 4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
             tr_if
                            Transaction signal interface. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
Returns
              None
      You do not normally use this procedure in a monitor test program.
```

# get\_prot()

This nonblocking procedure gets the protection *prot* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              get prot
                 prot: out integer;
                 transaction_id : in integer;
                 bfm_id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments prot
                            Burst protection:
                               AXI4_NORM_SEC_DATA;
                               AXI4_PRIV_SEC_DATA;
                               AXI4 NORM NONSEC DATA;
                               AXI4 PRIV NONSEC DATA;
                               AXI4_NORM_SEC_INST;
                               AXI4_PRIV_SEC_INST;
                               AXI4_NORM_NONSEC_INST;
                               AXI4_PRIV_NONSEC_INST;
              transaction id
                           Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                           on page 137 for more details.
              path_id
                            (Optional) Parallel process path identifier:
                               AXI4 PATH 0
                               AXI4_PATH_1
                               AXI4_PATH_2
                               AXI4 PATH 3
                               AXI4 PATH 4
                           Refer to "Overloaded Procedure Common Arguments" on page 137 for
                           more details.
             tr_if
                            Transaction signal interface. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
Returns
              prot
```

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the protection field of the tr_id transaction.
get prot(prot, tr id, bfm index, axi4 tr if 0(bfm index));
```

# set\_data\_words()

This nonblocking procedure sets the *data\_words* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
```

```
set_data_words
(
  data_words: in std_logic_vector(AXI4_MAX_BIT_SIZE-1 downto 0)
  | integer;
  transaction_id : in integer;
  bfm_id : in integer;
  path_id : in axi4_path_t; --optional
  signal tr_if : inout axi4_vhd_if_struct_t
):
```

### **Arguments** data\_words

data\_words Data words.

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

more detaile

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

### Returns None

Note

# get\_data\_words()

This nonblocking procedure gets a *data\_words* field for a transaction that is uniquely identified by the *transactionid* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              get data words
                 data words: out std logic vector(AXI4 MAX BIT SIZE-1 downto 0)
                 integer;
                 transaction_id : in integer;
                 bfm_id : in integer;
                 path id : in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
              );
Arguments data_words
                            Data words.
              transaction_id
                            Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path_id
                            (Optional) Parallel process path identifier:
                                AXI4 PATH 0
                                AXI4_PATH_1
                                AXI4_PATH_2
                               AXI4 PATH 3
                               AXI4_PATH_4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
              tr_if
                            Transaction signal interface. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
```

### **Returns** data\_words

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the data_words field of the data phase (beat)
-- for the tr_id transaction.
get_data_words(data, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
```

# set\_write\_strobes()

This nonblocking procedure sets the *write\_strobes* field array elements for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure and uniquely identified by the *transaction\_id* field.

```
write_strobes : in std_logic_vector (AXI4_MAX_BIT_SIZE-1 downto
0) | integer;

transaction_id : in integer;
bfm_id : in integer;
path_id : in axi4_path_t; --optional
signal tr_if : inout axi4_vhd_if_struct_t
```

### Arguments

write\_strobes Write strobes.

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details

more details.

tr if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

### Returns

None

**Note** 

# get write strobes()

This nonblocking procedure gets the write\_strobes field array elements for a transaction that is uniquely identified by the transaction id field previously created by the create\_monitor\_transaction() procedure.

```
Prototype
              get write strobes
                 write strobes : out std logic vector (AXI4 MAX BIT SIZE-1
                 downto 0) | integer;
                 transaction id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments write_strobes
                             Write strobes array.
                              Transaction identifier. Refer to "Overloaded Procedure Common
              transaction id
                             Arguments" on page 137 for more details.
                             BFM identifier. Refer to "Overloaded Procedure Common Arguments"
              bfm id
                             on page 137 for more details.
                             (Optional) Parallel process path identifier:
              path_id
                                 AXI4 PATH 0
                                 AXI4_PATH_1
                                 AXI4_PATH_2
                                 AXI4_PATH_3
                                 AXI4 PATH 4
                             Refer to "Overloaded Procedure Common Arguments" on page 137
                             for more details.
              tr_if
                             Transaction signal interface. Refer to "Overloaded Procedure
                             Common Arguments" on page 137 for more details.
```

### Returns write strobes

```
-- Create a monitor transaction. Creation returns tr id to identify
-- the transaction.
create monitor transaction(tr id, bfm index, axi4 tr if 0(bfm index));
-- Get the write strobes field of the data phase (beat)
-- for the tr id transaction.
get write strobes (write strobe, tr id, bfm index,
axi4_tr_if_0(bfm_index));
```

# set\_resp()

This nonblocking procedure sets the response *resp* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              set resp
                 resp: in std logic vector (AXI4 MAX BIT SIZE-1 downto 0)
                 integer;
                 transaction id : in integer;
                 bfm_id : in integer;
                 path_id : in axi4_path_t; --optional
                 signal tr if : inout axi4 vhd if struct t
                              Transaction response:
Arguments resp
                                 AXI4_OKAY = 0;
                                 AXI4_SLVERR = 2;
                                 AXI4\_DECERR = 3;
                              Transaction identifier. Refer to "Overloaded Procedure Common
              transaction id
                              Arguments" on page 137 for more details.
              bfm id
                              BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                              on page 137 for more details.
                              (Optional) Parallel process path identifier:
              path_id
                                 AXI4_PATH_0
AXI4_PATH_1
                                 AXI4 PATH 2
                                 AXI4_PATH_3
                                 AXI4_PATH_4
                              Refer to "Overloaded Procedure Common Arguments" on page 137
                              for more details.
                              Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                              Common Arguments" on page 137 for more details.
              None
Returns
```

Note

# get\_resp()

This nonblocking procedure gets a response *resp* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              get resp
                 resp: out std logic vector (AXI4 MAX BIT SIZE-1 downto 0)
                 integer;
                 transaction id : in integer;
                 bfm_id : in integer;
                 path_id : in axi4_path_t; --optional
                 signal tr if : inout axi4 vhd if struct t
                             Transaction response:
Arguments resp
                                 AXI4_OKAY = 0;
                                 AXI4_SLVERR = 2;
                                 AXI4\_DECERR = 3;
              transaction_id
                             Transaction identifier. Refer to "Overloaded Procedure Common
                              Arguments" on page 137 for more details.
              bfm id
                              BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                             on page 137 for more details.
              path_id
                              (Optional) Parallel process path identifier:
                                 AXI4_PATH_0
                                 AXI4_PATH_1
                                 AXI4 PATH 2
                                 AXI4_PATH_3
                                 AXI4 PATH 4
                              Refer to "Overloaded Procedure Common Arguments" on page 137
                             for more details.
                              Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                             Common Arguments" on page 137 for more details.
Returns
              resp
```

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the response field of the data phase (beat)
-- of the tr_id transaction.
get resp(read resp, tr id, bfm index, axi4 tr if 0(bfm index));
```

## set\_read\_or\_write()

This procedure sets the *read\_or\_write* field for a transaction that is uniquely identified by the transaction id field previously created by the create monitor transaction() procedure.

```
Prototype
```

```
set read or write
  read or write: in integer;
  transaction id : in integer;
  bfm id : in integer;
  path_id : in axi4_path_t; --optional
   signal tr if : inout axi4 vhd if struct t
```

**Arguments** read\_or\_write Read or write transaction:

```
AXI4_TRANS_READ = 0
AXI4_TRANS_WRITE = 1
```

transaction id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common Arguments" bfm\_id

on page 137 for more details.

(Optional) Parallel process path identifier: path id

> AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4 PATH 3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

### **Returns** None

tr if

Note

## get\_read\_or\_write()

This nonblocking procedure gets the *read\_or\_write* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

### **Arguments** read\_or\_write Read or write transaction:

```
AXI4_TRANS_READ = 0
AXI4_TRANS_WRITE = 1
```

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns read\_or\_write

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the read_or_write field of tr_id transaction.
get_read_or_write(read_or_write, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# set\_gen\_write\_strobes()

This nonblocking procedure sets the gen\_write\_strobes field for a write transaction that is uniquely identified by the transaction id field previously created by the create\_monitor\_transaction() procedure.

```
Prototype
```

```
set gen write strobes
  gen_write_strobes: in integer;
  transaction id : in integer;
  bfm_id : in integer;
  path id: in axi4 path t; --optional
  signal tr if : inout axi4 vhd if struct t
```

**Arguments** gen\_write\_strobes Correction of write strobes for invalid byte lanes:

0 = write\_strobes passed through to protocol signals.

1 = write\_strobes auto-corrected for invalid byte lanes (default).

transaction id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common bfm\_id

Arguments" on page 137 for more details.

(Optional) Parallel process path identifier: path\_id

> AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137

for more details.

Transaction signal interface. Refer to "Overloaded Procedure" tr\_if

Common Arguments" on page 137 for more details.

### Returns

None

### Note

# get\_gen\_write\_strobes()

This nonblocking procedure gets the *gen\_write\_strobes* field for a write transaction that is uniquely identified by the transaction id field previously created by the create\_monitor\_transaction() procedure.

```
Prototype
```

```
get gen write strobes
   gen_write_strobes: out integer;
   transaction_id : in integer;
   bfm id : in integer;
   path id: in axi4 path t; --optional
   signal tr if : inout axi4 vhd if struct t
```

**Arguments** gen\_write\_strobes Correct write strobes flag:

> 0 = write\_strobes passed through to protocol signals. 1 = write\_strobes auto-corrected for invalid byte lanes.

Transaction identifier. Refer to "Overloaded Procedure Common" transaction id

Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common Arguments" bfm id

on page 137 for more details.

(Optional) Parallel process path identifier: path\_id

> AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4 PATH 2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

Transaction signal interface. Refer to "Overloaded Procedure Common tr\_if

Arguments" on page 137 for more details.

### Returns

gen write strobes

```
-- Create a monitor transaction. Creation returns tr id to identify the
transaction.
create monitor transaction(tr id, bfm index, axi4 tr if 0(bfm index));
. . . .
-- Get the auto correction write strobes flag of the tr id transaction.
get gen write strobes (write strobes flag, tr id, bfm index,
axi4 tr if 0(bfm index));
```

# set\_operation\_mode()

This nonblocking procedure sets the *operation\_mode* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
```

```
set_operation_mode
(
   operation_mode: in integer;
   transaction_id : in integer;
   bfm_id : in integer;
   path_id : in axi4_path_t; --optional
   signal tr_if : inout axi4_vhd_if_struct_t
);
```

### Arguments operation\_mode

pperation mode Operation mode:

AXI4\_TRANSACTION\_NON\_BLOCKING; AXI4\_TRANSACTION\_BLOCKING (default);

transaction\_id Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

### Returns

None

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Set the operation mode to nonblocking for the tr_id transaction.
set_operation_mode(AXI4_TRANSACTION_NON_BLOCKING, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# get\_operation\_mode()

This nonblocking procedure gets the *operation\_mode* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              get operation mode
                 operation_mode: out integer;
                 transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments operation_mode
                                Operation mode:
                                   AXI4_TRANSACTION_NON_BLOCKING;
                                   AXI4 TRANSACTION BLOCKING;
              transaction id
                                Transaction identifier. Refer to "Overloaded Procedure Common
                                Arguments" on page 137 for more details.
              bfm_id
                                BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                                on page 137 for more details.
                                (Optional) Parallel process path identifier:
              path_id
                                   AXI4 PATH 0
                                   AXI4_PATH_1
                                   AXI4_PATH_2
                                   AXI4_PATH_3
AXI4_PATH_4
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

more detai

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns operation\_mode

tr\_if

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the operation mode of the tr_id transaction.
get_operation_mode(operation_mode, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# set write data mode()

This nonblocking procedure sets the *write\_data\_mode* field for a transaction that is uniquely identified by the transaction id field previously created by the create monitor transaction() procedure.

### **Prototype**

```
set write data mode
  write_data_mode: in integer;
  transaction_id : in integer;
  bfm id : in integer;
  path id : in axi4 path t; --optional
  signal tr if : inout axi4 vhd if struct t
```

Arguments write\_data\_mode

Write data mode:

```
AXI4_DATA_AFTER_ADDRESS (default);
AXI4 DATA WITH ADDRESS;
```

transaction id

Transaction identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

bfm\_id

BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

### Returns

None

### Note

# get write data mode()

This nonblocking procedure gets the *write\_data\_mode* field for a transaction that is uniquely identified by the transaction id field previously created by the create monitor transaction() procedure

```
Prototype
```

```
get write data mode
   write_data_mode: out integer;
   transaction_id : in integer;
   bfm id : in integer;
   path id: in axi4 path t; --optional
   signal tr if : inout axi4 vhd if struct t
```

Arguments write\_data\_mode Write data mode:

AXI4\_DATA\_AFTER\_ADDRESS; AXI4\_DATA\_WITH\_ADDRESS;

Transaction identifier. Refer to "Overloaded Procedure Common transaction\_id

Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common Arguments" bfm id

on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

> AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for

more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

### Returns

write\_data\_mode

```
-- Create a monitor transaction. Creation returns tr id to identify
-- the transaction.
create monitor transaction(tr id, bfm index, axi4 tr if 0(bfm index));
-- Get the write data mode of the tr id transaction
get write data mode (write data mode, tr id, bfm index,
axi4_tr_if_0(bfm index));
```

## set\_address\_valid\_delay()

This nonblocking procedure sets the address\_valid\_delay field for a transaction that is uniquely identified by the transaction id field previously created by the create monitor transaction() procedure.

**Prototype** 

```
set address valid delay
   address_valid_delay: in integer;
   transaction_id : in integer;
  bfm_id : in integer;
  path id : in axi4 path t; --optional
  signal tr if : inout axi4 vhd if struct t
```

**Arguments** address valid delay

Address channel ARVALID/AWVALID delay measured in ACLK

cycles for this transaction. Default: 0.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4 PATH 1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

**Returns** None

Note

# get\_address\_valid\_delay()

This nonblocking procedure gets the *address\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              get address valid delay
                 address_valid_delay: out integer;
                 transaction_id : in integer;
                 bfm id : in integer;
                 path id: in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments address_valid_delay
                                   Address channel ARVALID/AWVALID delay in ACLK cycles for
                                   this transaction.
              transaction_id
                                   Transaction identifier. Refer to "Overloaded Procedure"
                                   Common Arguments" on page 137 for more details.
              bfm id
                                   BFM identifier. Refer to "Overloaded Procedure Common
                                   Arguments" on page 137 for more details.
                                   (Optional) Parallel process path identifier:
              path id
                                      AXI4 PATH 0
                                      AXI4 PATH 1
                                      AXI4 PATH 2
                                      AXI4_PATH_3
                                      AXI4 PATH 4
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details

page 137 for more details.

tr\_if Transaction signal interface. Refer to "Overloaded Procedure

Common Arguments" on page 137 for more details.

**Returns** address\_valid\_delay

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
-- Get the address channel delay of the tr_id transaction.
get_address_valid_delay(address_valid_delay, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
```

## get\_address\_ready\_delay()

This nonblocking procedure gets the *address\_ready\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

**Arguments** address\_ready\_delay

Address channel ARREADY/AWREADY delay measured in

ACLK cycles for this transaction.

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path id

(Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

**Returns** address\_ready\_delay

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the address channel *READY delay of the tr_id transaction.
get_address_ready_delay(address_ready_delay, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# set\_data\_valid\_delay()

This nonblocking procedure sets the *data\_valid\_delay* field for a transaction that is uniquely identified by the transaction id field previously created by the create monitor transaction() procedure.

**Prototype** 

```
set data valid delay
  data valid delay: in integer;
  transaction id : in integer;
  bfm id : in integer;
  path id : in axi4 path t; --optional
  signal tr_if : inout axi4_vhd_if_struct_t
```

Arguments data\_valid\_delay

bfm id

Data channel array to hold RVALID/WVALID delays measured

in ACLK cycles for this transaction. Default: 0.

Transaction identifier. Refer to "Overloaded Procedure transaction\_id Common Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

> AXI4 PATH 0 AXI4 PATH 1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

Transaction signal interface. Refer to "Overloaded Procedure"

Common Arguments" on page 137 for more details.

Returns

None

tr\_if



# get\_data\_valid\_delay()

This nonblocking procedure sets the *data\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              get data valid delay
                 data valid delay: out integer;
                 transaction id : in integer;
                 bfm id : in integer;
                 path id : in axi4 path t; --optional
                 signal tr_if : inout axi4_vhd_if_struct_t
Arguments data_valid_delay
                                   Data channel array to hold RVALID/WVALID delays measured
                                   in ACLK cycles for this transaction.
                                   Transaction identifier. Refer to "Overloaded Procedure
              transaction_id
                                   Common Arguments" on page 137 for more details.
              bfm id
                                   BFM identifier. Refer to "Overloaded Procedure Common
                                   Arguments" on page 137 for more details.
              path_id
                                   (Optional) Parallel process path identifier:
                                      AXI4 PATH 0
                                      AXI4 PATH 1
                                       AXI4_PATH_2
                                      AXI4_PATH_3
                                      AXI4_PATH_4
                                   Refer to "Overloaded Procedure Common Arguments" on
```

Transaction signal interface. Refer to "Overloaded Procedure

Common Arguments" on page 137 for more details.

page 137 for more details.

Returns data\_valid\_delay

tr\_if

```
-- Create a monitor transaction with start address of 0.
-- Creation returns tr_id to identify the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write channel WVALID delay for the data
-- phase (beat) of the tr_id transaction.
get_data_valid_delay(data_valid_delay, tr_id, bfm_index,
axi4 tr if 0(bfm index));
```

# get\_data\_ready\_delay()

This nonblocking procedure gets the data\_ready\_delay field for a transaction that is uniquely identified by the transaction id field previously created by the create monitor transaction() procedure.

```
Prototype
```

```
get data ready delay
   data ready delay: out integer;
  transaction id : in integer;
  bfm id : in integer;
  path id : in axi4 path t; --optional
  signal tr_if : inout axi4_vhd_if_struct_t
```

Arguments data\_ready\_delay

Data channel array to hold RREADY/WREADY delay

measured in ACLK cycles for this transaction.

transaction id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path\_id

bfm\_id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure" Common Arguments" on page 137 for more details.

Returns None

```
-- Create a monitor transaction. Creation returns tr id to identify
-- the transaction.
create monitor transaction(tr id, bfm index, axi4 tr if 0(bfm index));
-- Get the read data channel RREADY delay for the
-- data phase (beat) of the tr id transaction.
get data ready delay(data ready delay, 0, tr id, bfm index,
axi4 tr if 0(bfm index));
```

# get\_write\_response\_valid\_delay()

This nonblocking procedure gets the *write\_response\_valid\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
              get write response valid delay
                  write_response_valid_delay: out integer;
transaction_id : in integer;
                  bfm id : in integer;
                  path id: in axi4 path t; --optional
                  signal tr if : inout axi4 vhd if struct t
                                     Write data channel BVALID delay measured in ACLK cycles for
Arguments write response valid
                                     this transaction.
              delav
              transaction id
                                     Transaction identifier. Refer to "Overloaded Procedure
                                     Common Arguments" on page 137 for more details.
              bfm_id
                                     BFM identifier. Refer to "Overloaded Procedure Common
                                     Arguments" on page 137 for more details.
              path_id
                                     (Optional) Parallel process path identifier:
                                         AXI4 PATH 0
                                        AXI4 PATH 1
                                        AXI4 PATH 2
                                         AXI4_PATH_3
                                         AXI4_PATH_4
                                     Refer to "Overloaded Procedure Common Arguments" on
                                     page 137 for more details.
                                     Transaction signal interface. Refer to "Overloaded Procedure
              tr_if
                                     Common Arguments" on page 137 for more details.
              write response valid
Returns
              delay
```

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write response channel BVALID delay of the tr_id transaction.
get_write_response_valid_delay(write_response_valid_delay, tr_id,
bfm index, axi4 tr if 0(bfm index));
```

# get\_write\_response\_ready\_delay()

This nonblocking procedure gets the *write\_response\_ready\_delay* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

**Arguments** write\_response\_ready\_delay

Write data channel BREADY delay measured in ACLK

cycles for this transaction.

transaction\_id

bfm id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

page 10. nere as

BFM identifier. Refer to "Overloaded Procedure

Common Arguments" on page 137 for more details.

path\_id (Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

tr\_if Transaction signal interface. Refer to "Overloaded"

Procedure Common Arguments" on page 137 for more

details.

**Returns** 

write\_response\_ready\_delay

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write response channel BREADY delay of the tr_id transaction.
get_write_response_ready_delay(write_resp_ready_delay, tr_id, bfm_index, axi4_tr_if_0(bfm_index));
```

# set\_transaction\_done()

This nonblocking procedure sets the *transaction\_done* field for a transaction that is uniquely identified by the transaction id field previously created by the create monitor transaction() procedures.

**Prototype** 

```
set transaction done
   transaction_done : in integer;
transaction_id : in integer;
   bfm_id : in integer;
   path id: in axi4 path t; --optional
   signal tr if : inout axi4 vhd if struct t
```

Arguments transaction done

Transaction done flag for this transaction

transaction\_id

Transaction identifier. Refer to "Overloaded Procedure" Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

AXI4\_PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on

page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure

Common Arguments" on page 137 for more details.

Returns

None

Note



# get\_transaction\_done()

This nonblocking procedure gets the *transaction\_done* field for a transaction that is uniquely identified by the *transaction\_id* field previously created by the *create\_monitor\_transaction()* procedure.

```
Prototype
```

```
get_transaction_done
(
   transaction_done : out integer;
   transaction_id : in integer;
   bfm_id : in integer;
   path_id : in axi4_path_t; --optional
   signal tr_if : inout axi4_vhd_if_struct_t
);
```

Arguments transaction\_done

Transaction done flag for this transaction

transaction id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

AXI4\_PATH\_0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4\_PATH\_4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Returns transaction\_done

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the transaction_done flag of the tr_id transaction.
get_transaction_done(transaction_done, tr_id, bfm_index,
axi4_tr_if_0(bfm_index));
```

# get\_read\_data\_phase()

This blocking procedure gets a read data phase that is uniquely identified by the *transaction\_id* argument previously created by the *create\_monitor\_transaction()* procedure.

The *get\_read\_data\_phase()* sets the *transaction\_done* field to '1' to indicate the whole read transaction has completed.

```
Prototype
             procedure get read data phase
                 transaction id : in integer;
                 bfm id
                                   : in integer;
                 path id
                                   : in axi4 path t; --optional
                 signal tr if : inout axi4 vhd if struct t
Arguments transaction_id Transaction identifier. Refer to "Overloaded Procedure Common
                           Arguments" on page 137 for more details.
             bfm_id
                           BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                           on page 137 for more details.
                           (Optional) Parallel process path identifier:
             path id
                               AXI4_PATH_0
                               AXI4_PATH_1
                               AXI4_PATH_2
                               AXI4_PATH_3
                               AXI4 PATH 4
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

.....

Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns None

tr\_if

```
-- Create a monitor transaction.
-- Creation returns tr_id to identify the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the read data phase of the tr_id transaction.
get_read_data_phase(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
```

# get\_write\_response\_phase()

This blocking procedure gets a write response phase that is uniquely identified by the *transaction\_id* argument previously created by the *create\_monitor\_transaction()* procedure.

It sets the *transaction\_done* field to 1 when the phase completes to indicate the whole transaction has completed.

```
procedure get write response phase
Prototype
                 transaction id : in integer;
                 bfm id
                                    : in integer;
                                    : in axi4_path t; --optional
                 path id
                 signal tr_if : inout axi4_vhd_if_struct_t
Arguments transaction id Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
                            (Optional) Parallel process path identifier:
              path id
                                AXI4_PATH_0
                               AXI4_PATH_1
                               AXI4_PATH_2
                                AXI4_PATH_3
                               AXI4 PATH 4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
```

## Example

Returns

None

```
-- Create a monitor transaction.
-- Creation returns tr_id to identify the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write response phase for the tr_id transaction.
get write response phase(tr id, bfm index, axi4 tr if 0(bfm index));
```

# get\_write\_addr\_phase()

This blocking procedure gets a write address phase that is uniquely identified by the *transaction id* argument previously created by the *create monitor transaction()* procedure.

```
procedure get write addr phase
Prototype
                  transaction id : in integer;
                  bfm id
                                     : in integer;
                  path id
                                    : in axi4 path t; -- Optional
                  signal tr if
                                    : inout a\overline{x}i4 v\overline{h}d if struct t
Arguments transaction_id
                                 Transaction identifier. Refer to "Overloaded Procedure"
                                 Common Arguments" on page 137 for more details.
              bfm_id
                                 BFM identifier. Refer to "Overloaded Procedure Common
                                 Arguments" on page 137 for more details.
               path_id
                                 (Optional) Parallel process path identifier:
                                    AXI4_PATH_0
                                    AXI4_PATH_1
                                    AXI4 PATH 2
                                    AXI4_PATH_3
                                    AXI4_PATH_4
                                 Refer to "Overloaded Procedure Common Arguments" on
                                 page 137 for more details.
                                 Transaction signal interface. Refer to "Overloaded"
              tr if
                                 Procedure Common Arguments" on page 137 for more
                                 details.
Returns
              None
```

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write address phase of the tr_id transaction.
get write addr phase(tr id, bfm index, axi4 tr if 0(bfm index));
```

# get\_read\_addr\_phase()

This blocking procedure gets a read address phase that is uniquely identified by the *transaction\_id* argument previously created by the *create\_monitor\_transaction()* procedure.

```
procedure get read addr phase
Prototype
                 transaction id : in integer;
                 bfm id
                                    : in integer;
                 path id
                                   : in axi4 path t; -- Optional
                 signal tr if
                                   : inout axi4 vhd if struct t
Arguments transaction_id
                                Transaction identifier. Refer to "Overloaded Procedure"
                                Common Arguments" on page 137 for more details.
              bfm_id
                                BFM identifier. Refer to "Overloaded Procedure Common
                                Arguments" on page 137 for more details.
              path_id
                                (Optional) Parallel process path identifier:
                                   AXI4_PATH_0
                                   AXI4_PATH_1
                                   AXI4 PATH 2
                                   AXI4_PATH_3
                                   AXI4_PATH_4
                                Refer to "Overloaded Procedure Common Arguments" on
                                page 137 for more details.
                                Transaction signal interface. Refer to "Overloaded"
              tr if
                                Procedure Common Arguments" on page 137 for more
                                details.
Returns
              None
```

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the read address phase of the tr_id transaction.
get read addr phase(tr id, bfm index, axi4 tr if 0(bfm index));
```

# get\_write\_data\_phase()

This blocking procedure gets a write data phase that is uniquely identified by the *transaction\_id* argument previously created by the *create\_monitor\_transaction()* procedure.

```
procedure get write data phase
Prototype
                 transaction id : in integer;
                 bfm id
                                    : in integer;
                 path id
                                     : in axi4_path_t; --optional
                 signal tr if
                                    : inout axi4 vhd if struct t
Arguments transaction_id Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_0
                                AXI4_PATH_1
                                AXI4_PATH_2
                                AXI4_PATH_3
                                AXI4_PATH_4
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
              None
Returns
```

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the write data phase for the first beat of the tr_id transaction.
get_write_data_phase(tr_id, last, bfm_index, axi4_tr_if_0(bfm_index));
```

# get\_rw\_transaction()

**Prototype** 

This blocking procedure gets a complete read/write transaction that is uniquely identified by the *transaction\_id* argument previously created by the *create\_monitor\_transaction()* procedure.

```
transaction id : in integer;
                 bfm id
                                   : in integer;
                 path id
                                   : in axi4 path t; --optional
                 signal tr if
                                  : inout axi4 vhd if struct t
Arguments transaction_id
                           Transaction identifier. Refer to "Overloaded Procedure Common
                            Arguments" on page 137 for more details.
              bfm_id
                           BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                           on page 137 for more details.
              path_id
                            (Optional) Parallel process path identifier:
                               AXI4_PATH_0
                               AXI4_PATH_1
                               AXI4 PATH 2
                               AXI4_PATH_3
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

more details

AXI4\_PATH\_4

procedure get rw transaction

tr\_if Transaction signal interface. Refer to "Overloaded Procedure Common

Arguments" on page 137 for more details.

Returns None

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Get the complete tr_id transaction.
get rw transaction(tr id, bfm index, axi4 tr if 0(bfm index));
```

# get\_read\_addr\_ready()

This blocking procedure returns the value of the read address channel *ARREADY* signal using the *ready* argument. It will block for one *ACLK* period.

```
procedure get_read_addr ready
Prototype
                 ready : out integer;
                 bfm id
                                    : in integer;
                 path id
                                    : in axi4 adv path t; --optional
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
Arguments ready
                            The value of the ARREADY signal.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

```
// Get the ARREADY signal value
bfm.get read addr ready(ready, bfm index, axi4 tr if 0(bfm index));
```

# get\_read\_data\_ready()

This blocking procedure returns the value of the read data channel *RREADY* signal using the *ready* argument. It will block for one *ACLK* period.

```
procedure get_read_data ready
Prototype
                 ready : out integer;
                 bfm id
                                    : in integer;
                                    : in axi4_adv_path_t; --optional
                 path id
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
Arguments ready
                            The value of the RREADY signal.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

```
// Get the RREADY signal value
bfm.get read data ready(ready, bfm index, axi4 tr if 0(bfm index));
```

# get\_write\_addr\_ready()

This blocking procedure returns the value of the write address channel AWREADY signal using the *ready* argument. It will block for one ACLK period.

```
procedure get_write_addr_ready
Prototype
                 ready : out integer;
                 bfm id
                                   : in integer;
                 path id
                                    : in axi4 adv path t; --optional
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
                            The value of the AWREADY signal.
Arguments ready
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

```
// Get the WREADY signal value
bfm.get write addr ready(ready, bfm index, axi4 tr if 0(bfm index));
```

### get\_write\_data\_ready()

This blocking procedure returns the value of the write data channel WREADY signal using the ready argument. It will block for one ACLK period.

```
procedure get_write_data ready
Prototype
                 ready : out integer;
                 bfm id
                                    : in integer;
                 path id
                                    : in axi4 adv path t; --optional
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
Arguments ready
                            The value of the WREADY signal.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

### **Example**

```
// Get the WREADY signal value
bfm.get write data ready(ready, bfm index, axi4 tr if 0(bfm index));
```

### get\_write\_resp\_ready()

This blocking procedure returns the value of the write response channel *BREADY* signal using the *ready* argument. It blocks for one *ACLK* period.

```
procedure get_write_resp ready
Prototype
                 ready : out integer;
                 bfm id
                                   : in integer;
                                    : in axi4_adv_path_t; --optional
                 path id
                                   : inout axi4_vhd_if_struct_t
                 signal tr if
Arguments ready
                            The value of the RREADY signal.
              bfm_id
                            BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                            on page 137 for more details.
              path id
                            (Optional) Parallel process path identifier:
                                AXI4_PATH_5
AXI4_PATH_6
                                AXI4_PATH_7
                            Refer to "Overloaded Procedure Common Arguments" on page 137 for
                            more details.
                            Transaction signal interface. Refer to "Overloaded Procedure Common
              tr_if
                            Arguments" on page 137 for more details.
Returns
              ready
```

### **Example**

```
// Get the BREADY signal value
bfm.get write resp ready(ready, bfm index, axi4 tr if 0(bfm index));
```

### push transaction id()

This nonblocking procedure pushes a transaction record into the back of a queue. The transaction is uniquely identified by the transaction id argument previously created by the create monitor transaction() procedure. The queue is identified by the queue id argument.

#### **Prototype**

```
procedure push transaction id
   transaction_id : in integer;
   queue_id : in integer;
   bfm id
                     : in integer;
   path id
                     : in axi4 path t; --optional
                     : inout a\overline{x}i4 v\overline{h}d if struct t
   signal tr if
```

#### **Arguments** transaction\_id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

queue\_id Queue identifier:

```
AXI4_QUEUE_ID_0
AXI4_QUEUE_ID_1
AXI4_QUEUE_ID_2
AXI4 QUEUE ID 3
AXI4 QUEUE ID 4
AXI4 QUEUE ID 5
AXI4 QUEUE ID 6
AXI4_QUEUE_ID_7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

```
AXI4 PATH 0
AXI4_PATH_1
AXI4_PATH_2
AXI4_PATH_3
AXI4 PATH 4
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

#### Returns

None

### **Example**

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Push the transaction record into queue 1 for the tr_id transaction.
push_transaction_id(tr_id, AXI4_QUEUE_ID_1, bfm_index,
axi4_tr_if_0(bfm_index));
```

### pop transaction id()

This nonblocking (unless queue is empty) procedure pops a transaction record from the front of a queue. The transaction is uniquely identified by the transaction id argument previously created by the *get rw transaction()* procedure. The queue is identified by the *queue id* argument.

If the queue is empty then it will block until an entry becomes available.

#### **Prototype**

```
procedure pop transaction id
   transaction id : in integer;
  queue id : in integer;
                  : in integer;
  bfm id
  path id
                  : in axi4 path t; --optional
                 : inout axi4 vhd if struct t
   signal tr if
```

Arguments transaction id Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

> queue\_id Queue identifier:

```
AXI4 QUEUE ID 0
AXI4_QUEUE_ID_1
AXI4 QUEUE ID 2
AXI4_QUEUE_ID_3
AXI4_QUEUE_ID_4
AXI4_QUEUE_ID_5
AXI4_QUEUE_ID_6
AXI4_QUEUE_ID_7
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

```
AXI4 PATH 0
AXI4 PATH 1
AXI4_PATH_2
AXI4_PATH_3
AXI4 PATH 4
```

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

#### Returns

None

### **Example**

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Pop the transaction record from queue 1 for the tr_id transaction.
pop_transaction_id(tr_id, AXI4_QUEUE_ID_1, bfm_index,
axi4_tr_if_0(bfm_index));
```

### print()

This nonblocking procedure prints a transaction record, that is uniquely identified by the *transaction\_id* argument previously created by the *create\_monitor\_transaction()* procedure.

```
procedure print
Prototype
                  transaction id : in integer;
                  print delays: in integer; --optional
                  bfm i\overline{d}
                                     : in integer;
                  path_id
                                     : in axi4_path_t; --optional
                  signal tr if
                                     : inout axi4 vhd if struct t
                             Transaction identifier. Refer to "Overloaded Procedure Common
Arguments transaction id
                             Arguments" on page 137 for more details.
              print_delays
                             (Optional) Print delay values flag:
                                 0 = do not print the delay values (default).
                                 1 = print the delay values.
              bfm_id
                             BFM identifier. Refer to "Overloaded Procedure Common Arguments"
                             on page 137 for more details.
              path_id
                             (Optional) Parallel process path identifier:
                                 AXI4 PATH 0
                                 AXI4_PATH_1
                                 AXI4_PATH_2
                                 AXI4_PATH_3
                                 AXI4 PATH 4
                             Refer to "Overloaded Procedure Common Arguments" on page 137 for
                             more details.
              tr if
                             Transaction signal interface. Refer to "Overloaded Procedure Common
                             Arguments" on page 137 for more details.
```

# Example

Returns

```
-- Create a monitor transaction. Creation returns tr_id to identify
-- the transaction.
create_monitor_transaction(tr_id, bfm_index, axi4_tr_if_0(bfm_index));
....
-- Print the transaction record (including delay values) of the
-- tr_id transaction.
print(tr id, 1, bfm index, axi4 tr if 0(bfm index));
```

None

### destruct transaction()

This blocking procedure removes a transaction record, for clean-up purposes and memory management, that is uniquely identified by the transaction id argument previously created by the *create monitor transaction()* procedure.

```
Prototype
```

```
procedure destruct transaction
   transaction id : in integer;
  bfm id
                   : in integer;
  path id
                   : in axi4 path t; --optional
                   : inout axi4_vhd_if struct t
   signal tr if
```

#### **Arguments** transaction id

Transaction identifier. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

bfm id

BFM identifier. Refer to "Overloaded Procedure Common Arguments"

on page 137 for more details.

path\_id

(Optional) Parallel process path identifier:

AXI4 PATH 0 AXI4\_PATH\_1 AXI4\_PATH\_2 AXI4\_PATH\_3 AXI4 PATH 4

Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

tr\_if

Transaction signal interface. Refer to "Overloaded Procedure Common Arguments" on page 137 for more details.

Returns None

### **Example**

```
-- Create a monitor transaction. Creation returns tr id to identify
-- the transaction.
create monitor transaction(tr id, bfm index, axi4 tr if 0(bfm index));
. . . .
-- Remove the transaction record for the tr id transaction.
destruct transaction(tr id, bfm index, axi4 tr if 0(bfm index));
```

### wait\_on()

This blocking procedure waits for an event on the *ACLK* or *ARESETn* signals to occur before proceeding. An optional *count* argument waits for the number of events equal to *count*.

```
procedure wait on
Prototype
                                     : in integer;
                  phase
                 count: in integer; --optional
                 bfm id
                                    : in integer;
                 path id
                                     : in axi4_path_t; --optional
                  signal tr if
                                     : inout axi4 vhd if struct t
Arguments phase
                                Wait for:
                                    AXI4_CLOCK_POSEDGE
                                    AXI4_CLOCK_NEGEDGE
AXI4_CLOCK_ANYEDGE
                                    AXI4_CLOCK_0_TO_1
                                    AXI4_CLOCK_1_TO_0
AXI4_RESET_POSEDGE
                                    AXI4 RESET NEGEDGE
                                    AXI4_RESET_ANYEDGE
                                    AXI4_RESET_0_TO_1
                                    AXI4_RESET_1_TO_0
              count
                                 (Optional) Wait for a number of events to occur set by
                                 count. (default = 1)
              bfm_id
                                 BFM identifier. Refer to "Overloaded Procedure
                                 Common Arguments" on page 137 for more details.
              path_id
                                 (Optional) Parallel process path identifier:
                                    AXI4 PATH 0
                                    AXI4_PATH_1
                                    AXI4 PATH 2
                                    AXI4_PATH_3
                                    AXI4_PATH_4
                                 Refer to "Overloaded Procedure Common
                                 Arguments" on page 137 for more details.
                                 Transaction signal interface. Refer to "Overloaded
              tr_if
                                 Procedure Common Arguments" on page 137 for
                                 more details.
Returns
              None
```

### **Example**

This chapter discusses how to use the Mentor Verification IP Altera Edition master and slave BFMs to verify slave and master components, respectively.

In the Verifying a Slave DUT tutorial the slave is an on-chip RAM model that is verified using a master BFM and test program.

In the Verifying a Master DUT tutorial the master issues simple write and read transactions that are verified using a slave BFM and test program.

Following this top-level discussion of how you verify a master and a slave component using the Mentor Verification IP Altera Edition is a brief example of how to run Qsys, the powerful system integration tool in the Quartus II software. This procedure shows you how to use Qsys to create a top-level DUT environment. For more details on this example, refer to "Getting Started with Qsys and the BFMs" on page 655.

# **Verifying a Slave DUT**

A slave DUT component is connected to a master BFM at the signal-level. A master test program, written at the transaction-level, generates stimulus via the master BFM to verify the slave DUT. Figure 11-1 illustrates a typical top-level testbench environment.




Figure 11-1. Slave DUT Top-level Testbench Environment

In this example the master test program also compares the written data with that read back from the slave DUT, reporting the result of the comparison.

A top-level file instantiates and connects all the components required to test and monitor the DUT, and controls the system clock (*ACLK*) and reset (*ARESETn*) signals.

### **BFM Master Test Program**

A master test program using the master BFM API is capable of creating a wide range of stimulus scenarios to verify a slave DUT. However, this tutorial restricts the master BFM stimulus to write transactions followed by read transactions to the same address, and then compares the read data with the previously written data. For a complete code listing of this master test program, refer to "VHDL Master BFM Test Program" on page 365

The master test program contains:

- A create\_transactions process that creates and executes read and write transactions.
- Processes *handle\_write\_resp\_ready* and *handle\_read\_data\_ready* to handle the write response channel *BREADY* and read data channel *RREADY* signals, respectively.
- Variables *m\_wr\_resp\_phase\_ready\_delay* and *m\_rd\_data\_phase\_ready\_delay* to set the delay of the *BREADY* and *RREADY* signals

The following sections described the main processes and variables:

### m\_wr\_resp\_phase\_ready\_delay

The *m\_wr\_resp\_phase\_ready\_delay* variable holds the *BREADY* signal delay. The delay value extends the length of the write response phase by a number of *ACLK* cycles.

Example 11-1 below shows the AWREADY signal delayed by 2 ACLK cycles. You can edit this variable to change the AWREADY signal delay.

#### Example 11-1. m\_wr\_resp\_phase\_ready\_delay

```
-- Variable : m_wr_resp_phase_ready_delay
signal m_wr_resp_phase_ready_delay :integer := 2;
```

### m\_rd\_data\_phase\_ready\_delay

The *m\_rd\_data\_phase\_ready\_delay* variable holds the *RREADY* signal delay. The delay value extends the length of each read data phase (beat) by a number of *ACLK* cycles.

Example 11-2 below shows the *RREADY* signal delayed by 2 *ACLK* cycles. You can edit this variable to change the *RREADY* signal delay.

#### Example 11-2. m\_rd\_data\_phase\_ready\_delay

```
-- Variable : m_rd_data_phase_ready_delay
signal m_rd_data_phase_ready_delay : integer := 2;
```

### **Configuration and Initialization**

The Master Test process creates and executes read and write transactions. The whole process runs concurrently with other processes in the test program, using the *path\_id* = *AXI4\_PATH\_0* (see Overloaded Procedure Common Arguments for details of *path\_id*).

The process waits for the *ARESETn* signal to be deasserted, followed by a positive *ACLK* edge, as shown in Example 11-4. This satisfies the protocol requirements in section A3.1.2 of the AXI Protocol Specification.

```
set_config(AXI4_CONFIG_AXI4LITE_INTERFACE, 1, index,
axi4 tr if 1(index));
```

#### **Example 11-3. Configuration and Initialization**

```
-- Master test
process
  variable tr_id: integer;
  variable data_words : std_logic_vector(AXI4_MAX_BIT_SIZE-1 downto 0);
  variable lp: line;
  begin
    wait_on(AXI4_RESET_0_TO_1, index, axi4_tr_if_0(index));
    wait_on(AXI4_CLOCK_POSEDGE, index, axi4_tr_if_0(index));
```

#### **Write Transaction Creation and Execution**

To generate AXI4-Lite protocol traffic, the Master Test Program must create a transaction before executing it. The code shown in Example 11-4 calls the *create\_write\_transaction()* procedure, providing only the start address argument of the transaction.

This example has an AXI4-Lite write data bus width of 32-bits; therefore a single beat of data conveys 4-bytes across the data bus. The call to the <code>set\_data\_words()</code> procedure sets the first element of the <code>data\_words</code> transaction field with the value 1 on byte lane 1, with result of <code>x"0000\_0100"</code>. However, the AXI4-Lite protocol permits narrow transfers with the use of the write strobes signal <code>WSTRB</code> to indicate which byte lane contains valid write data, and therefore indicates to the slave DUT which data byte lane will be written into memory. The write strobes <code>WSTRB</code> signal indicates to the slave which byte lane contains valid write data to be written to the slave memory. Similarly, you can call the <code>set\_write\_strobes()</code> procedure to set the first element of the <code>write\_strobes</code> transaction field with the value 2, indicating that only byte lane 1 contains valid data. Calling the <code>execute\_transaction()</code> procedure executes the transaction on the protocol signals

All other transaction fields default to legal protocol values (see *create\_write\_transaction()* procedure for details).

#### **Example 11-4. Write Transaction Creation and Execution**

```
-- 4 x Writes
-- Write data value 1 on byte lanes 1 to address 1.

create_write_transaction(1, tr_id, index, axi4_tr_if_0(index));
data_words(31 downto 0) := x"00000100";

set_data_words(data_words, tr_id, index, axi4_tr_if_0(index));
set_write_strobes(2, tr_id, index, axi4_tr_if_0(index));
report "master_test_program: Writing data (1) to address (1)";

-- By default it will run in Blocking mode
execute_transaction(tr_id, index, axi4_tr_if_0(index));
```

In the complete Master Test Program three subsequent write transactions are created and executed in a similar manner to that shown in Example 11-4. See VHDL Master BFM Test Program for details.

#### **Read Transaction Creation and Execution**

The code excerpt in Example 11-5 reads the data that has been previously written into the slave memory. The Master Test Program first creates a read transaction by calling the *create\_read\_transaction()* procedure, providing only the start address argument.

The read transaction is then executed on the protocol signals by calling the *execute\_transaction()* procedure.

The read data is obtained using the *get\_data\_words()* procedure to get the *data\_words* transaction field value. The result of the read data is compared with the expected data—and a message displays the transcript.

#### **Example 11-5. Read Transaction Creation and Execution**

```
--4 x Reads
--Read data from address 1.
create_read_transaction(1, tr_id, index, axi4_tr_if_0(index));
execute_transaction(tr_id, index, axi4_tr_if_0(index));

get_data_words(data_words, tr_id, index, axi4_tr_if_0(index));
if(data_words(31 downto 0) = x"00000100") then
    report "master_test_program: Read correct data (1) at address (1)";
else
    hwrite(lp, data_words(31 downto 0));
    report "master_test_program: Error: Expected data (1) at address 1, but
got " & lp.all;
end if;
```

In the complete Master Test Program, three subsequent read transactions are created and executed in a similar manner to that shown in Example 11-5. See the VHDL Master BFM Test Program code listing for details.

#### handle\_write\_resp\_ready

The *handle write response ready* process handles the *BREADY* signal for the write response channel. The whole process runs concurrently with other processes in the test program, using the *path\_id* = *AXI4\_PATH\_5* (see Overloaded Procedure Common Arguments for details of *path\_id*), as shown in the Example 11-6.

The initial wait for the *ARESETn* signal to be deactivated, followed by a positive *ACLK* edge, satisfies the protocol requirement detailed in section A3.1.2 of the Protocol Specification.

The BREADY signal is deasserted using the nonblocking call to the execute\_write\_resp\_ready() procedure and waits for a write channel response phase to occur with a call to the blocking get\_write\_response\_cycle() procedure. A received write response phase indicates that the BVALID signal has been asserted, triggering the starting point for the delay of the BREADY signal. In a loop it delays the assertion of BREADY based on the setting of the m\_wr\_resp\_phase\_ready\_delay variable. After the delay, another call to the execute\_write\_resp\_ready() procedure to assert the BREADY signal completes the BREADY handling.

#### Example 11-6. Process handle\_write\_resp\_ready

```
-- handle write resp ready : write response ready through path 5.
-- This method assert/de-assert the write response channel ready signal.
-- Assertion and de-assertion is done based on following variable's value:
-- m wr resp phase ready delay
process
   variable tmp ready delay : integer;
   wait on(AXI4 RESET 0 TO 1, index, AXI4 PATH 5, axi4 tr if 5(index));
   wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 5, axi4 tr if 5(index));
      wait until m wr resp phase ready delay > 0;
      tmp ready delay := m wr resp phase ready delay;
      execute_write_resp_ready(0, 1, index, AXI4_PATH_5,
axi4 tr if 5(index));
      get write response cycle(index, AXI4 PATH 5, axi4 tr if 5(index));
      if(tmp ready delay > 1) then
         for i in 0 to tmp ready delay-2 loop
            wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 5,
axi4 tr if 5(index));
         end loop;
      end if;
      execute write resp ready(1, 1, index, AXI4 PATH 5,
axi4 tr if 5(index));
   end loop;
   wait;
end process;
```

#### handle\_read\_data\_ready

The handle read data ready process handles the RREADY signal for the read data channel. It delays the assertion of the RREADY signal based on the setting of the m\_rd\_data\_phase\_ready\_delay variable. The whole process runs concurrently with other processes in the test program, using the path\_id = AXI4\_PATH\_6 (see Overloaded Procedure Common Arguments for details of path\_id), and is similar in operation to the handle\_write\_resp\_ready procedure. Refer to the "VHDL Master BFM Test Program" on page 365 for the complete handle\_read\_data\_ready code listing.

# **Verifying a Master DUT**

A master DUT component is connected to a slave BFM at the signal-level. A slave test program, written at the transaction-level, generates stimulus via the slave BFM to verify the master DUT. Figure 11-2 illustrates a typical top-level testbench environment.

Slave
Test
Program

Top-level File

Slave
BFM
Master
DUT

Figure 11-2. Master DUT Top-level Testbench Environment

In this example the slave test program is a simple memory model.

A top-level file instantiates and connects all the components required to test and monitor the DUT, and controls the system clock (*ACLK*) and reset (*ARESETn*) signals.

### **BFM Slave Test Program**

The Slave Test Program is a memory model that contains two APIs: an Basic Slave API Definition and an Advanced Slave API Definition.

The Basic Slave API Definition allows you to create a wide range of stimulus scenarios to test a master DUT. This API definition simplifies the creation of slave stimulus based on the default response of *OKAY* to master read and write transactions.

The Advanced Slave API Definition allows you to create additional response scenarios to transactions.

For a complete code listing of the slave test program, refer to "VHDL Slave BFM Test Program" on page 369.

#### **Basic Slave API Definition**

The Basic Slave Test Program API contains:

- Procedures *m\_wr\_addr\_phase\_ready\_delay* and *do\_byte\_write()* that read and write a byte of data to Internal Memory, respectively.
- Procedures *set\_read\_data\_valid\_delay()* and *set\_wr\_resp\_valid\_delay()* to configure the delay of the read data channel *RVALID*, and write response channel *BVALID* signals, respectively.
- Variables m\_wr\_addr\_phase\_ready\_delay and m\_rd\_addr\_phase\_ready\_delay to configure the delay of the read/write address channel AWVALID/ARVALID signals, and m\_wr\_data\_phase\_ready\_delay to configure the delay of the write response channel BVALID signal

Configuration variables *m\_max\_outstanding\_read\_trans* and *m\_max\_outstanding\_write\_trans* back-pressure a master from transmitting additional read and write transactions when the configured value has been reached.

### **Internal Memory**

The internal memory for the slave is defined as an array of 8-bits, so that each byte of data is stored as an address/data pair.

#### **Example 11-7. Internal Memory**

```
type memory_t is array (0 to 2**16-1) of std_logic_vector(7 downto 0);
shared variable mem : memory_t;
```

#### do\_byte\_read()

The *do\_byte\_read()* procedure reads a *data* byte from the Internal Memory *mem* given an address location *addr*, as shown below.

You can edit this procedure to modify the way the read data is extracted from the internal memory.

```
-- Procedure : do_byte_read
-- Procedure to provide read data byte from memory at particular input
-- address
procedure do_byte_read(addr : in std_logic_vector(AXI4_MAX_BIT_SIZE-1
downto 0); data : out std_logic_vector(7 downto 0)) is
begin
    data := mem(to_integer(addr));
end do_byte_read;
```

#### do byte write()

The *do\_byte\_write()* procedure when called writes a *data* byte to the Internal Memory *mem* given an address location *addr*, as shown below.

You can edit this procedure to modify the way the write data is stored in the internal memory.

```
-- Procedure : do_byte_write
-- Procedure to write data byte to memory at particular input address
procedure do_byte_write(addr : in std_logic_vector(AXI4_MAX_BIT_SIZE-1
downto 0); data : in std_logic_vector(7 downto 0)) is
begin
    mem(to_integer(addr)) := data;
end do byte write;
```

### m\_wr\_addr\_phase\_ready\_delay

The *m\_wr\_addr\_phase\_ready\_delay* variable holds the *AWREADY* signal delay. The delay value extends the length of the write address phase by a number of *ACLK* cycles. The starting point of the delay is determined by the assertion of the *AWVALID* signal.

Example 11-8 shows the AWREADY signal delayed by 2 ACLK cycles. You can edit this variable to change the AWREADY signal delay.

#### Example 11-8. m\_wr\_addr\_phase\_ready\_delay

```
-- Variable : m_wr_addr_phase_ready_delay signal m_wr_addr_phase_ready_delay : integer := 2;
```

#### m\_rd\_addr\_phase\_ready\_delay

The *m\_rd\_addr\_phase\_ready\_delay* variable holds the *ARREADY* signal delay. The delay value extends the length of the read address phase by a number of *ACLK* cycles. The starting point of the delay is determined by the assertion of the *ARVALID* signal.

Example 11-9 shows the ARREADY signal delayed by 2 ACLK cycles. You can edit this variable to change the ARREADY signal delay.

#### Example 11-9. m\_rd\_addr\_phase\_ready\_delay

```
-- Variable : m_rd_addr_phase_ready_delay
signal m_rd_addr_phase_ready_delay : integer := 2;
```

#### m\_wr\_data\_phase\_ready\_delay

The *m\_wr\_data\_phase\_ready\_delay* variable holds the *WREADY* signal delay. The delay value extends the length of each write data phase (beat) by a number of *ACLK* cycles. The starting point of the delay is determined by the assertion of the *WVALID* signal.

Example 11-10 shows the WREADY signal delayed by 2 ACLK cycles. You can edit this function to change the WREADY signal delay.

#### Example 11-10. m\_wr\_data\_phase\_ready\_delay

```
-- Variable : m_wr_data_phase_ready_delay signal m_wr_data_phase_ready_delay : integer := 2;
```

### set\_wr\_resp\_valid\_delay()

The *set\_wr\_resp\_valid\_delay()* procedure has two prototypes (*path\_id* is optional), and configures the *BVALID* signal to be delayed by a number of *ACLK* cycles with the effect of delaying the start of the write response phase. The delay value of the *BVALID* signal is stored in the *write\_response\_valid\_delay* transaction field.

Example 11-11 shows the *BVALID* signal delay set to 2 *ACLK* cycles. You can edit this function to change the *BVALID* signal delay.

#### Example 11-11. set\_wr\_resp\_valid\_delay()

```
-- Procedure : set_wr_resp_valid_delay
-- This is used to set write response phase valid delay to start driving
-- write response phase after specified delay.
procedure set_wr_resp_valid_delay(id : integer; path_id : in axi4_path_t;
signal tr_if : inout axi4_vhd_if_struct_t) is
begin
    set_write_response_valid_delay(2, id, index, path_id, tr_if);
end set wr resp valid delay;
```

#### set\_read\_data\_valid\_delay()

The *set\_read\_data\_valid\_delay()* procedure has two prototypes (*path\_id* is optional), and configures the *RVALID* signal to be delayed by a number of *ACLK* cycles with the effect of delaying the start of a read data phase (beat). The delay value of the *RVALID* signal is stored in the *data\_valid\_delay* transaction field.

The code below shows the *RVALID* signal delay set to 2 ACLK periods. You may edit this function to change the *RVALID* signal delay.

#### Example 11-12. set\_read\_data\_valid\_delay()

```
-- Procedure : set_read_data_valid_delay
  -- This will set the ready delay for write data phase
  procedure set_read_data_valid_delay(id : integer; signal tr_if : inout
axi4_vhd_if_struct_t) is
    variable burst_length : integer;
begin
    set_data_valid_delay(2, id, index, tr_if);
end set_read_data_valid_delay;
```

#### Note



In addition to the above variables and procedures, you can configure other aspects of the AXI4-Lite Slave BFM by using the procedures: "set\_config()" on page 203 and "get\_config()" on page 204.

### **Using the Basic Slave Test Program API**

There are a set of variables and procedures that you can use to create stimulus scenarios based on a memory-model slave with a minimal amount of editing, as described in the Basic Slave API Definition section.

Consider the following configuration when using the slave test program.

- m\_max\_outstanding\_read\_trans The maximum number of outstanding (incomplete) read transactions that can be initiated by a master test program before the slave test program applies back-pressure to the master by deasserting the ARREADY signal. When subsequent read transactions complete, then the slave test program asserts ARREADY.
- *m\_max\_outstanding\_write\_trans* The maximum number of outstanding (incomplete) write transactions that can be initiated by a master test program before the slave test program applies back-pressure to the master by deasserting the *AWREADY* signal. When subsequent read transactions complete, then the slave test program asserts *AWREADY*.

#### **Advanced Slave API Definition**

 _ Note
You are not required to edit the following Advance Slave API unless you require a different response than the default ( <i>OKAY</i> ) response.

The remaining section of this tutorial presents a walk-through of the Advanced Slave API in the slave test program. It consists of five main processes—process\_write, process\_read, handle\_write, handle\_response, and handle\_read—in the slave test program, as shown in Figure 11-3. There are additional handle\_write\_addr\_ready, handle\_read\_addr\_ready, and handle\_write\_data\_ready processes to handle the handshake AWREADY, ARREADY, and WREADY signals, respectively.

The Advanced Slave API is capable of handling pipelined transactions. Pipelining can occur when a transaction starts before a previous transaction has completed. Therefore, a write transaction that starts before a previous write transaction has completed can be pipelined. Figure 11-3 shows the write channel having three concurrent write\_trans transactions, whereby the get\_write\_addr\_phase[2], get\_write\_data\_phase[1] and execute\_write\_response\_phase[0] are concurrently active on the write address, data and response channels, respectively.

Similarly, a read transaction that starts before a previous read transaction has completed can be pipelined. Figure 11-3 shows the read channel having two concurrent *read\_trans* transactions, whereby the *get\_read\_addr\_phase[1]* and *execute\_read\_data\_phase[0]* are concurrently active on the read address and data channels, respectively.




Figure 11-3. Slave Test Program Advanced API Processes

#### process read

The *process\_read* process creates a slave transaction and receives the read address phase. It uses unique path and queue identifiers to work concurrently with other processes.

The maximum number of outstanding read transactions is configured before the processing of read transactions begins an *ACLK* period after the *ARESETn* signal is inactive, as shown in Example 11-13.

Each slave transaction has a unique *transaction\_id* number associated with it that is automatically incremented for each new slave transaction created. In a *loop* the *create\_slave\_transaction()* procedure call returns the *transaction\_id* for the slave BFM, indexed by the *index* argument. A *read\_trans* variable is previously defined to hold the *transaction\_id*.

A call to the <code>get\_read\_addr\_phase()</code> procedure blocks the code until a read address phase has completed. The call to the <code>push\_transaction\_id()</code> procedure pushes <code>read\_trans</code> into the <code>AXI4\_QUEUE\_ID\_I</code> queue.

The *loop* completes and restarts by creating a new slave transaction and blocks for another write address phase to occur.

#### Example 11-13. process\_read

```
-- process read : read address phase through path 3
-- This process keep receiving read address phase and push
-- the transaction into queue through push transaction id API.
process
   variable read trans: integer;
begin
   set config(
      AXI4 CONFIG MAX OUTSTANDING RD, m max outstanding read trans,
      index, axi4 tr if 3(index));
   wait on(AXI4_RESET_0_TO_1, index, AXI4_PATH_3,
            axi4 tr if 3(index));
   wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 3,
            axi4 tr if 3(index));
   loop
      create slave transaction(read trans, index, AXI4 PATH 3,
                                     axi4_tr_if_3(index));
      get read addr phase (read trans, index, AXI4 PATH 3,
                                     axi4 tr if 3(index));
      get config(AXI4 CONFIG NUM OUTSTANDING RD PHASE,
                  tmp_config_num_outstanding_rd_phase, index,
                  AXI4 PATH 3, axi4 tr if 3(index));
      push transaction id(read trans, AXI4 QUEUE ID 1, index,
                        AXI4 PATH 3, axi4 tr if 3(index));
   end loop;
   wait;
end process;
```

#### handle\_read

The *handle\_read* process gets read data from the Internal Memory as a phase (beat). It uses unique path and queue identifiers to work concurrently with other processes.

In a *loop*, the *pop\_transaction\_id()* procedure call returns the *transaction\_id* from the queue for the slave BFM, indexed by the *index* argument, as shown in Example 11-14 below. A *read\_trans* variable is previously defined to hold the *transaction\_id*. If the queue is empty then *pop\_transaction\_id()* will block until content is available.

The call to *set\_read\_data\_valid\_delay()* configures the *RVALID* signal delay.

In a *loop*, the call to the <code>get\_read\_addr()</code> helper procedure returns the actual address <code>addr</code> for a particular byte location and the <code>byte\_length</code> of the data phase (beat). This byte address is used to read the data byte from <code>Internal Memory</code> with the call to <code>do\_byte\_read()</code>, and the <code>set\_read\_data()</code> helper procedure sets the byte in the read transaction record. If the returned <code>byte\_length>1</code> then the code performs in the <code>byte\_length</code> loop the reading and setting of the read data from internal memory for the whole of the read data phase (beat).

The read data phase is executed over the protocol signals by calling the *execute\_read\_data\_phase()*. The loop completes and restarts by waiting for another *transaction\_id* to be placed into the queue.

#### Example 11-14. handle\_read

```
end process;
-- handle read : read data and response through path 4
-- This process reads data from memory and send read data/response
   variable read trans: integer;
   variable byte length : integer;
   variable addr : std logic vector(AXI4 MAX BIT SIZE-1 downto 0);
   variable data : std_logic_vector(7 downto 0);
begin
   loop
   pop transaction id(read trans, AXI4 QUEUE ID 1, index, AXI4 PATH 4,
axi4_tr_if_4(index));
   set read data valid delay(read trans, AXI4 PATH 4,
axi4_tr_if_4(index));
   get read addr(read trans, 0, byte length, addr, index, AXI4 PATH 4,
axi4 tr if 4(index));
   do byte read(addr, data);
   set read data(read trans, 0, byte length, addr, data, index,
AXI4_PATH_4, axi4_tr_if_4(index));
   if byte length > 1 then
      for j in 1 to byte length-1 loop
         get_read_addr(read_trans, j, byte_length, addr, index,
AXI4_PATH_4, axi4_tr_if_4(index));
         do byte read(addr, data);
         set_read_data(read_trans, j, byte_length, addr, data, index,
AXI4 PATH 4, axi4 tr if 4(index));
      end loop;
   end if;
   execute read data phase(read trans, index, AXI4 PATH 4,
axi4 tr if 4(index));
   end loop;
   wait;
end process;
```

#### process\_write

The *process\_write* process works in a similar way as that previously described for *process\_read*. It uses unique path and queue identifiers to work concurrently with other processes, as shown in Example 11-15.

#### Example 11-15. process\_write

```
-- process write : write address phase through path 0
-- This process keep receiving write address phase and push the
-- transaction into queue through push transaction id API.
   variable write trans : integer;
begin
   set config(
      AXI4 CONFIG MAX OUTSTANDING WR, m max outstanding write trans,
      index, axi4_tr_if_0(index));
   wait_on(AXI4_RESET_0_TO_1, index, axi4_tr_if_0(index));
   wait on(AXI4 CLOCK POSEDGE, index, axi4 tr if 0(index));
   loop
      create slave transaction(write trans, index, axi4 tr if 0(index));
      get write addr phase(write trans, index, axi4 tr if 0(index));
      get_config(AXI4_CONFIG_NUM_OUTSTANDING_WR_PHASE,
                  tmp_config_num_outstanding_wr_phase, index,
                  AXI4 PATH 3, axi4 tr if 0(index));
      push_transaction_id(write_trans, AXI4_QUEUE_ID_0, index,
axi4 tr if 0(index));
   end loop;
   wait;
end process;
```

#### handle write

The handle\_write process works in a similar way to that previously described for *handle\_read*. The main difference is that the write transaction handling gets the write data and stores it in the slave test program Internal Memory, and adhering to the state of the *WSTRB* write strobes signals. There is an additional *pop\_transaction\_id()* into a queue so that the process can send write response phase for the transaction, as shown in Example 11-16 below.

#### Example 11-16. handle\_write

```
-- handle write : write data phase through path 1
  -- This method receive write data phase for write transaction
  process
    variable write trans: integer;
    variable byte_length : integer;
    variable addr : std logic vector(AXI4 MAX BIT SIZE-1 downto 0);
    variable data : std logic vector(7 downto 0);
    variable last : integer := 0;
  begin
    loop
     pop transaction id(write trans, AXI4 QUEUE ID 0, index, AXI4 PATH 1,
axi4 tr if 1(index));
      get write data phase(write trans, 0, last, index, AXI4 PATH 1,
axi4 tr if 1(index));
      get write addr data(write trans, 0, 0, byte length, addr, data,
index, AXI4_PATH_1, axi4_tr_if_1(index));
      do byte write (addr, data);
      if byte length > 1 then
        for j in 1 to byte length-1 loop
          get write addr data(write trans, 0, j, byte length, addr, data,
index, AXI4 PATH 1, axi4 tr if 1(index));
          do byte write(addr, data);
        end loop;
      end if;
      push transaction id(write trans, AXI4 QUEUE ID 2, index,
AXI4 PATH \overline{1}, axi4 tr if 1(index);
    end loop;
    wait;
  end process;
```

#### handle\_response

The *handle\_response* process sends a response back to the master to complete a write transaction. It uses unique path and queue identifiers to work concurrently with other processes.

In a *loop*, the *pop\_transaction\_id()* procedure call returns the *transaction\_id* from the queue for the slave BFM, indexed by the *index* argument, as shown in Example 11-17 below. A *write\_trans* variable is previously defined to hold the *transaction\_id*. If the queue is empty then *push\_transaction\_id()* will block until content is available.

The call to <u>set\_wr\_resp\_valid\_delay()</u> sets the <u>BVALID</u> signal delay for the response prior to calling <u>execute\_write\_response\_phase()</u> to execute the response over the protocol signals.

#### Example 11-17. handle\_response

```
-- handle response : write response phase through path 2
-- This method sends the write response phase
process
   variable write trans: integer;
   begin
      loop
         pop transaction id(write trans, AXI4 QUEUE ID 2, index,
AXI4 PATH 2, axi4 tr if 2(index);
         set wr resp valid delay(write trans, AXI4 PATH 2,
axi4 tr if 2(index));
         execute write response phase (write trans, index, AXI4 PATH 2,
axi4 tr if 2(index));
          tmp config num outstanding wr phase :=
                     tmp config num outstanding wr phase - 1;
   end loop;
   wait;
end process;
```

### handle\_write\_addr\_ready

The *handle\_write\_addr\_ready* process handles the *AWREADY* signal for the write address channel. It uses a unique path identifier to work concurrently with other processes.

The handling of the AWREADY signal begins an ACLK period after the ARESETn signal is inactive, as shown in Example 11-18 below. In a loop, the AWREADY signal is deasserted using the nonblocking call to the execute\_write\_addr\_ready() procedure and blocks for a write channel address phase to occur with a call to the blocking get\_write\_addr\_cycle() procedure. A received write address phase indicates that the AWVALID signal has been asserted, triggering the starting point for the delay of the AWREADY signal by the number of ACLK cycles defined by m\_wr\_addr\_phase\_ready\_delay. Another call to the execute\_write\_addr\_ready() procedure to assert the AWREADY signal completes the AWREADY handling.

#### Example 11-18. handle\_write\_addr\_ready

```
-- handle write addr ready : write address ready through path 5
  -- This method assert/de-assert the write address channel ready signal.
  -- Assertion and de-assertion is done based on
m wr addr phase ready delay
  process
    variable tmp ready delay : integer;
    wait on(AXI4 RESET 0 TO 1, index, AXI4 PATH 5, axi4 tr if 5(index));
    wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 5, axi4 tr if 5(index));
      wait until m wr addr phase ready delay > 0;
      tmp ready delay := m wr addr phase ready delay;
      execute write addr ready(0, 1, index, AXI4 PATH 5,
axi4 tr if 5(index));
      get write addr cycle(index, AXI4 PATH 5, axi4 tr if 5(index));
      if(tmp ready delay > 1) then
        for \overline{i} in \overline{0} to tmp ready delay-2 loop
          wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 5,
axi4 tr if 5(index));
        end loop;
      end if;
      execute write addr ready(1, 1, index, AXI4 PATH 5,
axi4 tr if 5(index));
    end loop;
    wait;
  end process;
```

#### handle read addr ready

The <code>handle\_read\_addr\_ready</code> process handles the <code>ARREADY</code> signal for the read address channel. It uses a unique path identifier to work concurrently with other processes. The <code>handle\_read\_addr\_ready</code> process code works in a similar way to that previously described for the <code>handle\_write\_addr\_ready</code> process. Refer to the "VHDL Slave BFM Test Program" on page 369 for the complete <code>handle\_read\_addr\_ready</code> code listing.

### handle\_write\_data\_ready

The *handle\_write\_data\_ready* process handles the *WREADY* signal for the write data channel. It uses a unique path identifier to work concurrently with other processes.

The <code>handle\_write\_data\_ready</code> process code works in a similar way to that previously described for the <code>handle\_write\_addr\_ready</code> process. Refer to the "VHDL Slave BFM Test Program" on page 369 for the complete <code>handle\_write\_data\_ready</code> code listing.

### **AXI4-Lite Assertions**

The AXI4-Lite Master, Slave, and Monitor BFMs all support error checking with the firing of one or more assertions when a property defined in the AMBA AXI Protocol Specification has been violated. Each assertion can be individually enabled/disabled using the *set\_config()* function for a particular BFM. The property covered for each assertion is noted in Table A-1 under the Property Reference column. The reference number refers to the section number in the AMBA AXI Protocol Specification.

 $\overline{\Box}$ 

#### Note

The AXI4-Lite BFM assertions cover the full AXI4 protocol.

#### Table A-1. AXI4 Assertions

Error Code	Error Name	Description	Property Ref
AXI4- 60000	AXI4_ADDRESS_WIDTH_EXCEEDS_64	AXI4 supports up to 64-bit addressing.	A10.3.1
AXI4- 60001	AXI4_ADDR_FOR_READ_BURST_ ACROSS_4K_BOUNDARY	This read transaction has crossed a 4KB boundary.	A3.4.1
AXI4- 60002	AXI4_ADDR_FOR_WRITE_BURST_ ACROSS_4K_BOUNDARY	This write transaction has crossed a 4KB boundary.	A3.4.1
AXI4- 60003	AXI4_ARADDR_CHANGED_BEFORE_ ARREADY	The value of <i>ARADDR</i> has changed from its initial value between the time <i>ARVALID</i> was asserted and before <i>ARREADY</i> was asserted.	A3.2.1
AXI4- 60004	AXI4_ARADDR_FALLS_IN_REGION_ HOLE	The ARADDR value cannot be decoded to a region in the region map.	A8.2.1
AXI4- 60005	AXI4_ARADDR_UNKN	ARADDR has an X value/ARADDR has a Z value.	
AXI4- 60006	AXI4_ARBURST_CHANGED_BEFORE_ ARREADY	The value of <i>ARBURST</i> has changed from its initial value between the time <i>ARVALID</i> was asserted and before <i>ARREADY</i> was asserted.	A3.2.1
AXI4- 60007	AXI4_ARBURST_UNKN	ARBURST has an X value/ARBURST has a Z value.	

Frror	Error Name	Description	Property
Code	LITOI Name	Besonption	Ref
AXI4- 60008	AXI4_ARCACHE_CHANGED_BEFORE_ ARREADY	The value of <i>ARCACHE</i> has changed from its initial value between the time <i>ARVALID</i> was asserted and before <i>ARREADY</i> was asserted.	A3.2.1
AXI4- 60009	AXI4_ARCACHE_UNKN	ARCACHE has an X value/ARCACHE has a Z value.	
AXI4- 60010	AXI4_ARID_CHANGED_BEFORE_ARREADY	The value of ARID has changed from its initial value between the time ARVALID was asserted and before ARREADY was asserted.	A3.2.1
AXI4- 60011	AXI4_ARID_UNKN	ARID has an X value/ARID has a Z value.	
AXI4- 60012	AXI4_ARLEN_CHANGED_BEFORE_ ARREADY	The value of ARLEN has changed from its initial value between the time ARVALID was asserted and before ARREADY was asserted.	A3.2.1
AXI4- 60013	AXI4_ARLEN_UNKN	ARLEN has an X value/ARLEN has a Z value.	
AXI4- 60014	AXI4_ARLOCK_CHANGED_BEFORE_ ARREADY	The value of <i>ARLOCK</i> has changed from its initial value between the time <i>ARVALID</i> was asserted and before <i>ARREADY</i> was asserted.	A3.2.1
AXI4- 60015	AXI4_ARLOCK_UNKN	ARLOCK has an X value/ARLOCK has a Z value.	
AXI4- 60016	AXI4_ARPROT_CHANGED_BEFORE_ ARREADY	The value of ARPROT has changed from its initial value between the time ARVALID was asserted and before ARREADY was asserted.	A3.2.1
AXI4- 60017	AXI4_ARPROT_UNKN	ARPROT has an X value/ARPROT has a Z value.	
AXI4- 60018	AXI4_ARQOS_CHANGED_BEFORE_ ARREADY	The value of ARQOS has changed from its initial value between the time ARVALID was asserted and before ARREADY was asserted.	A3.2.1
AXI4- 60019	AXI4_ARQOS_UNKN	ARQOS has an X value/ARQOS has a Z value.	
AXI4- 60020	AXI4_ARREADY_NOT_ASSERTED_ AFTER_ARVALID	Once ARVALID has been asserted ARREADY should be asserted in config_max_latency_ARVALID_assertion_to_ARREADY clock periods.	
AXI4- 60021	AXI4_ARREADY_UNKN	ARREADY has an X value/ARREADY has a Z value.	

		, , , , , , , , , , , , , , , , , , ,	
Error Code	Error Name	Description	Property Ref
AXI4- 60022	AXI4_ARREGION_CHANGED_BEFORE_ ARREADY	The value of ARREGION has changed from its initial value between the time ARVALID was asserted and before ARREADY was asserted.	A3.2.1
AXI4- 60023	AXI4_ARREGION_MISMATCH	The ARREGION value does not match the value defined in the region map.	A8.2.1
AXI4- 60024	AXI4_ARREGION_UNKN	ARREGION has an X value/ARREGION has a Z value.	
AXI4- 60025	AXI4_ARSIZE_CHANGED_BEFORE_ ARREADY	The value of ARSIZE has changed from its initial value between the time ARVALID was asserted and before ARREADY was asserted.	A3.2.1
AXI4- 60026	AXI4_ARSIZE_UNKN	ARSIZE has an X value/ARSIZE has a Z value.	
AXI4- 60027	AXI4_ARUSER_CHANGED_BEFORE_ ARREADY	The value of ARUSER has changed from its initial value between the time ARVALID was asserted and before ARREADY was asserted.	A3.2.1
AXI4- 60028	AXI4_ARUSER_UNKN	ARUSER has an X value/ARUSER has a Z value.	
AXI4- 60029	AXI4_ARVALID_DEASSERTED_ BEFORE_ARREADY	ARVALID has been de-asserted before ARREADY was asserted.	A3.2.1
AXI4- 60030	AXI4_ARVALID_HIGH_ON_FIRST_CLOCK	A master interface must begin driving ARVALID high only at a rising clock edge after ARESETn is HIGH.	A3.1.2
AXI4- 60031	AXI4_ARVALID_UNKN	ARVALID has an X value/ARVALID has a Z value.	
AXI4- 60032	AXI4_AWADDR_CHANGED_BEFORE_ AWREADY	The value of AWADDR has changed from its initial value between the time AWVALID was asserted and before AWREADY was asserted.	A3.2.1
AXI4- 60033	AXI4_AWADDR_FALLS_IN_REGION_ HOLE	The addr value cannot be decoded to a region in the region map.	A8.2.1
AXI4- 60034	AXI4_AWADDR_UNKN	AWADDR has an X value/AWADDR has a Z value.	
AXI4- 60035	AXI4_AWBURST_CHANGED_BEFORE_ AWREADY	The value of AWBURST has changed from its initial value between the time AWVALID was asserted and before AWREADY was asserted.	A3.2.1
AXI4- 60036	AXI4_AWBURST_UNKN	AWBURST has an X value/AWBURST has a Z value.	

	14510711171711710	, and the (001111)	
Error Code	Error Name	Description	Property Ref
AXI4- 60037	AXI4_AWCACHE_CHANGED_BEFORE_ AWREADY	The value of AWCACHE has changed from its initial value between the time AWVALID was asserted and before AWREADY was asserted.	A3.2.1
AXI4- 60038	AXI4_AWCACHE_UNKN	AWCACHE has an X value/AWCACHE has a Z value.	
AXI4- 60039	AXI4_AWID_CHANGED_BEFORE_ AWREADY	The value of AWID has changed from its initial value between the time AWVALID was asserted and before AWREADY was asserted.	A3.2.1
AXI4- 60040	AXI4_AWID_UNKN	AWID has an X value/AWID has a Z value.	
AXI4- 60041	AXI4_AWLEN_CHANGED_BEFORE_ AWREADY	The value of AWLEN has changed from its initial value between the time AWVALID was asserted and before AWREADY was asserted.	A3.2.1
AXI4- 60042	AXI4_AWLEN_UNKN	AWLEN has an X value/AWLEN has a Z value.	
AXI4- 60043	AXI4_AWLOCK_CHANGED_BEFORE_ AWREADY	The value of AWLOCK has changed from its initial value between the time AWVALID was asserted and before AWREADY was asserted.	A3.2.1
AXI4- 60044	AXI4_AWLOCK_UNKN	AWLOCK has an X value/AWLOCK has a Z value.	
AXI4- 60045	AXI4_AWPROT_CHANGED_BEFORE_ AWREADY	The value of AWPROT has changed from its initial value between the time AWVALID was asserted and before AWREADY was asserted.	A3.2.1
AXI4- 60046	AXI4_AWPROT_UNKN	AWPROT has an X value/AWPROT has a Z value.	
AXI4- 60047	AXI4_AWQOS_CHANGED_BEFORE_ AWREADY	The value of <i>AWQOS</i> has changed from its initial value between the time <i>AWVALID</i> was asserted and before <i>AWREADY</i> was asserted.	A3.2.1
AXI4- 60048	AXI4_AWQOS_UNKN	AWQOS has an X value/AWQOS has a Z value.	
AXI4- 60049	AXI4_AWREADY_NOT_ASSERTED_AFTER_ AWVALID	Once AWVALID has been asserted AWREADY should be asserted in config_max_latency_AWVALID_ass ertion_to_AWREADY clock periods.	
AXI4- 60050	AXI4_AWREADY_UNKN	AWREADY has an X value/AWREADY has a Z value.	

	1001071171711710	(001111)	
Error Code	Error Name	Description	Property Ref
AXI4- 60051	AXI4_AWREGION_CHANGED_BEFORE_ AWREADY	The value of AWREGION has changed from its initial value between the time AWVALID was asserted and before AWREADY was asserted.	A3.2.1
AXI4- 60052	AXI4_AWREGION_MISMATCH	The AWREGION value does not match the value defined in the region map.	A8.2.1
AXI4- 60053	AXI4_AWREGION_UNKN	<i>AWREGION</i> has an X value/ <i>AWREGION</i> has a Z value.	
AXI4- 60054	AXI4_AWSIZE_CHANGED_BEFORE_ AWREADY	The value of AWSIZE has changed from its initial value between the time AWVALID was asserted and before AWREADY was asserted.	A3.2.1
AXI4- 60055	AXI4_AWSIZE_UNKN	AWSIZE has an X value/AWSIZE has a Z value.	
AXI4- 60056	AXI4_AWUSER_CHANGED_BEFORE_ AWREADY	The value of <i>AWUSER</i> has changed from its initial value between the time <i>AWVALID</i> was asserted and before <i>AWREADY</i> was asserted.	A3.2.1
AXI4- 60057	AXI4_AWUSER_UNKN	AWUSER has an X value/AWUSER has a Z value.	
AXI4- 60058	AXI4_AWVALID_DEASSERTED_BEFORE_ AWREADY	AWVALID has been de-asserted before AWREADY was asserted.	A3.2.1
AXI4- 60059	AXI4_AWVALID_HIGH_ON_FIRST_ CLOCK	A master interface must begin driving <i>AWVALID</i> high only at a rising clock edge after <i>ARESETn</i> is <i>HIGH</i> .	A3.1.2
AXI4- 60060	AXI4_AWVALID_UNKN	AWVALID has an X value/AWVALID has a Z value.	
AXI4- 60061	AXI4_BID_CHANGED_BEFORE_BREADY	The value of <i>BID</i> has changed from its initial value between the time <i>BVALID</i> was asserted and before <i>BREADY</i> was asserted.	A3.2.1
AXI4- 60062	AXI4_BID_UNKN	<i>BID</i> has an X value/ <i>BID</i> has a Z value.	
AXI4- 60063	AXI4_BREADY_NOT_ASSERTED_AFTER_ BVALID	Once BVALID has been asserted BREADY should be asserted in config_max_latency_BVALID_assert ion_to_BREADY clock periods.	
AXI4- 60064	AXI4_BREADY_UNKN	BREADY has an X value/BREADY has a Z value.	
AXI4- 60065	AXI4_BRESP_CHANGED_BEFORE_BREADY	The value of <i>BRESP</i> has changed from its initial value between the time <i>BVALID</i> was asserted and before <i>BREADY</i> was asserted.	A3.2.1

Table A-1. AXI4 Assertions (cont.)

Error Code	Error Name	Description	Property Ref
AXI4- 60066	AXI4_BRESP_UNKN	BRESP has an X value/BRESP has a Z value.	
AXI4- 60067	AXI4_BUSER_CHANGED_BEFORE_BREADY	The value of <i>BUSER</i> has changed from its initial value between the time <i>BVALID</i> was asserted and before <i>BREADY</i> was asserted.	A3.2.1
AXI4- 60068	AXI4_BUSER_UNKN	BUSER has an X value/BUSER has a Z value.	
AXI4- 60069	AXI4_BVALID_DEASSERTED_BEFORE_ BREADY	BVALID has been de-asserted before BREADY was asserted.	A3.2.1
AXI4- 60070	AXI4_BVALID_HIGH_EXITING_RESET	BVALID should have been driven low when exiting reset.	A3.1.2
AXI4- 60071	AXI4_BVALID_UNKN	BVALID has an X value/BVALID has a Z value.	
AXI4- 60072	AXI4_DEC_ERR_RESP_FOR_READ	No slave at the address for this read transfer (signalled by AXI4_DECERR).	
AXI4- 60073	AXI4_DEC_ERR_RESP_FOR_WRITE	No slave at the address for this write transfer (signalled by AXI4_DECERR).	
AXI4- 60074	AXI4_EXCLUSIVE_READ_ACCESS_ MODIFIABLE	The modifiable bit (bit 1 of the cache parameter) should not be set for an exclusive read access.	A7.2.4
AXI4- 60075	AXI4_EXCLUSIVE_READ_BYTES_ TRANSFER_EXCEEDS_128	Number of bytes in an exclusive read transaction must be less than or equal to 128.	A7.2.4
AXI4- 60076	AXI4_EXCLUSIVE_READ_BYTES_ TRANSFER_NOT_POWER_OF_2	Number of bytes of an exclusive read transaction is not a power of 2.	A7.2.4
AXI4- 60077	AXI4_EXCLUSIVE_READ_LENGTH_ EXCEEDS_16	Exclusive read accesses are not permitted to use a burst length greater than 16.	A7.2.4
AXI4- 60078	AXI4_EXCLUSIVE_WR_ADDRESS_NOT_ SAME_AS_RD	Exclusive write does not match the address of the previous exclusive read to this id.	A7.2.4
AXI4- 60079	AXI4_EXCLUSIVE_WR_BURST_NOT_SAME_ AS_RD	Exclusive write does not match the burst setting of the previous exclusive read to this id.	A7.2.4
AXI4- 60080	AXI4_EXCLUSIVE_WR_CACHE_NOT_SAME_ AS_RD	Exclusive write does not match the cache setting of the previous exclusive read to this id (see the ARM AXI4 compliance-checker AXI4_RECM_EXCL_MATCH assertion code).	
AXI4- 60081	AXI4_EXCLUSIVE_WRITE_ACCESS_ MODIFIABLE	The modifiable bit (bit 1 of the cache parameter) should not be set for an exclusive write access.	A7.2.4

Error Code	Error Name	Description	Property Ref
AXI4- 60082	AXI4_EXCLUSIVE_WR_LENGTH_NOT_ SAME_AS_RD	Exclusive write does not match the length of the previous exclusive read to this id.	A7.2.4
AXI4- 60083	AXI4_EXCLUSIVE_WR_PROT_NOT_ SAME_AS_RD	Exclusive write does not match the prot setting of the previous exclusive read to this id.	A7.2.4
AXI4- 60084	AXI4_EXCLUSIVE_WR_REGION_NOT_ SAME_AS_RD	Exclusive write does not match the region setting of the previous exclusive read to this id.	A7.2.4
AXI4- 60085	AXI4_EXCLUSIVE_WR_SIZE_NOT_ SAME_AS_RD	Exclusive write does not match the size of the previous exclusive read to this id.	A7.2.4
AXI4- 60086	AXI4_EXOKAY_RESPONSE_NORMAL_READ	Slave has responded AXI4_EXOKAY to a non exclusive read transfer.	
AXI4- 60087	AXI4_EXOKAY_RESPONSE_NORMAL_ WRITE	Slave has responded AXI4_EXOKAY to a non exclusive write transfer.	
AXI4- 60088	AXI4_EX_RD_EXOKAY_RESP_ EXPECTED_OKAY	Expected AXI4_OKAY response to this exclusive read (because the parameters did not meet the the restrictions) but got AXI4_EXOKAY.	A7.2.4
AXI4- 60089	AXI4_EX_RD_EXOKAY_RESP_SLAVE_ WITHOUT_EXCLUSIVE_ACCESS	Response for an exclusive read to a slave which does not support exclusive access should be AXI4_OKAY but it returned AXI4_EXOKAY.	A7.2.5
AXI4- 60090	AXI4_EX_RD_OKAY_RESP_ EXPECTED_EXOKAY	Expected AXI4_EXOKAY response to this exclusive read (because the parameters met the restrictions) but got AXI4_OKAY.	A7.2.4
AXI4- 60091	AXI4_EX_RD_WHEN_EX_NOT_ ENABLED	An exclusive read should not be issued when exclusive transactions are not enabled.	
AXI4- 60092	AXI4_EX_WRITE_BEFORE_EX_READ_ RESPONSE	Exclusive write has occurred with no previous exclusive read.	
AXI4- 60093	AXI4_EX_WRITE_EXOKAY_RESP_ EXPECTED_OKAY	Exclusive write has not been successful but slave has responded with AXI4_EXOKAY.	A7.2.2
AXI4- 60094	AXI4_EX_WRITE_EXOKAY_RESP_SLAVE_ WITHOUT_EXCLUSIVE_ACCESS	Response for an exclusive write to a slave which does not support exclusive access should be AXI4_OKAY but it returned AXI4_EXOKAY.	A7.2.5

	145.671 117.711 7166	( )	
Error Code	Error Name	Description	Property Ref
AXI4- 60095	AXI4_EX_WRITE_OKAY_RESP_ EXPECTED_EXOKAY	An AXI4_OKAY response to an exclusive write occurred but an AXI4_EXOKAY response had been expected. If the slave has multiple interfaces to the system this check should be disabled as it is possible for this response to occur as a result of activity on another port.	A7.2.2
AXI4- 60096	AXI4_EX_WR_WHEN_EX_NOT_ENABLED	An exclusive write should not be issued when exclusive transactions are not enabled.	
AXI4- 60097	AXI4_ILLEGAL_ARCACHE_VALUE_FOR_ CACHEABLE_ADDRESS_REGION	For a read from a cacheable address region one of bits 2 or 3 of the cache parameter must be <i>HIGH</i> .	A4.5
AXI4- 60098	AXI4_ILLEGAL_ARCACHE_VALUE_FOR_ NON_CACHEABLE_ADDRESS_REGION	For a read from a non-cacheable address region bits 2 and 3 of the cache parameter must be <i>LOW</i> .	A4.5
AXI4- 60099	AXI4_ILLEGAL_AWCACHE_VALUE_FOR_ CACHEABLE_ADDRESS_REGION	For a write to a cacheable address region one of bits 2 or 3 of the cache parameter must be <i>HIGH</i> .	A4.5
AXI4- 60100	AXI4_ILLEGAL_AWCACHE_VALUE_FOR_ NON_CACHEABLE_ADDRESS_ REGION	For a write to a non-cacheable address region bits 2 and 3 of the cache parameter must be <i>LOW</i> .	A4.5
AXI4- 60101	AXI4_ILLEGAL_LENGTH_FIXED_READ_ BURST	In the last read address phase burst_length has an illegal value for a burst of type AXI4_FIXED	A3.4.1
AXI4- 60102	AXI4_ILLEGAL_LENGTH_FIXED_WRITE_ BURST	In the last write address phase burst_length has an illegal value for a burst of type <i>AXI4_FIXED</i>	A3.4.1
AXI4- 60103	AXI4_ILLEGAL_LENGTH_WRAPPING_READ_ BURST	In the last read address phase burst_length has an illegal value for a burst of type AXI4_WRAP	A3.4.1
AXI4- 60104	AXI4_ILLEGAL_LENGTH_WRAPPING_ WRITE_BURST	In the last write address phase burst_length has an illegal value for a burst of type AXI4_WRAP	A3.4.1
AXI4- 60105	AXI4_ILLEGAL_RESPONSE_ EXCLUSIVE_READ	Response for an exclusive read should be either AXI4_OKAY or AXI4_EXOKAY.	
AXI4- 60106	AXI4_ILLEGAL_RESPONSE_ EXCLUSIVE_WRITE	Response for an exclusive write should be either AXI4_OKAY or AXI4_EXOKAY.	
AXI4- 60107	AXI4_INVALID_REGION_CARDINALITY	The configuration parameter config_slave_regions does not lie in the range 1-16 inclusive	A8.2.1.
AXI4- 60108	AXI4_INVALID_WRITE_STROBES_ON_ ALIGNED_WRITE_TRANSFER	Write strobe(s) incorrect for address/size of an aligned transaction	A3.4.3

Error Code	Error Name	Description	Property Ref
AXI4- 60109	AXI4_INVALID_WRITE_STROBES_ON_ UNALIGNED_WRITE_TRANSFER	Write strobe(s) incorrect for address/size of an unaligned transaction	A3.4.3
AXI4- 60110	AXI4_MINIMUM_SLAVE_ADDRESS_ SPACE_VIOLATION	The minimum address space occupied by a single slave device is 4 kilobytes	A10.3.2
AXI4- 60111	AXI4_NON_INCREASING_REGION_ SPECIFICATION	A region address-range has an upper bound smaller than the lower bound.	
AXI4- 60112	AXI4_NON_ZERO_ARQOS	The master is configured to not participate in the Quality-of-Service scheme but ARQOS is not 4'b0000 as it should be	A8.1.2
AXI4- 60113	AXI4_NON_ZERO_AWQOS	The master is configured to not participate in the Quality-of-Service scheme but <i>AWQOS</i> is not 4'b0000 as it should be	A8.1.2
AXI4- 60114	AXI4_OVERLAPPING_REGION	An address-range in the region map overlaps with another address in the region map	A8.2.1.
AXI4- 60115	AXI4_PARAM_READ_DATA_BUS_WIDTH	The value of <i>AXI4_RDATA_WIDTH</i> must be one of 8,16,32,64,128,256,512, or 1024	A1.3.1
AXI4- 60116	AXI4_PARAM_READ_REORDERING_ DEPTH_EQUALS_ZERO	The user-supplied config_read_data_reordering_depth should be greater than zero	A5.3.1
AXI4- 60117	AXI4_PARAM_READ_REORDERING_ DEPTH_EXCEEDS_MAX_ID	The user-supplied config_read_data_reordering_depth exceeds the maximum possible value as defined by the AXI4_ID_WIDTH parameter	A5.3.1
AXI4- 60118	AXI4_PARAM_WRITE_DATA_BUS_ WIDTH	The value of <i>AXI4_WDATA_WIDTH</i> must be one of 8,16,32,64,128,256,512, or 1024	A1.3.1
AXI4- 60119	AXI4_READ_ALLOCATE_WHEN_NON_ MODIFIABLE_12	The <i>RA</i> bit of the cache parameter should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i>	A4.4
AXI4- 60120	AXI4_READ_ALLOCATE_WHEN_NON_ MODIFIABLE_13	The <i>RA</i> bit of the cache parameter should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i>	A4.4
AXI4- 60121	AXI4_READ_ALLOCATE_WHEN_NON_ MODIFIABLE_4	The <i>RA</i> of the cache parameter bit should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i>	A4.4
AXI4- 60122	AXI4_READ_ALLOCATE_WHEN_NON_ MODIFIABLE_5	The <i>RA</i> of the cache parameter bit should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i>	A4.4

_			_
Error Code	Error Name	Description	Property Ref
AXI4- 60123	AXI4_READ_ALLOCATE_WHEN_NON_ MODIFIABLE_8	The <i>RA</i> of the cache parameter bit should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i>	A4.4
AXI4- 60124	AXI4_READ_ALLOCATE_WHEN_NON_ MODIFIABLE_9	The RA of the cache parameter bit should not be HIGH when the Modifiable bit is LOW	A4.4
AXI4- 60125	AXI4_READ_BURST_LENGTH_ VIOLATION	The burst_length implied by the number of beats actually read does not match the burst_length defined by the master_read_addr_channel_phase.	
AXI4- 60126	AXI4_READ_BURST_MAXIMUM_ LENGTH_VIOLATION	256 read data beats were seen without <i>RLAST</i>	A3.4.1
AXI4- 60127	AXI4_READ_BURST_SIZE_VIOLATION	In this read transaction, size has been set too high for the defined data buswidth.	
AXI4- 60128	AXI4_READ_DATA_BEFORE_ADDRESS	An unexpected read response has occurred (there are no outstanding read transactions with this id).	A3.3.1
AXI4- 60129	AXI4_READ_DATA_CHANGED_ BEFORE_RREADY	The value of <i>RDATA</i> has changed from its initial value between the time <i>RVALID</i> was asserted and before <i>RREADY</i> was asserted.	A3.2.1
AXI4- 60130	AXI4_READ_DATA_UNKN	RDATA has an X value/RDATA has a Z value.	
AXI4- 60131	AXI4_READ_EXCLUSIVE_ENCODING_ VIOLATION.	A read-only interface does not support exclusive accesses.	A10.2.2
AXI4- 60132	AXI4_READ_REORDERING_VIOLATION	The arrival of a read response has exceeded the read reordering depth.	A5.3.1
AXI4- 60133	AXI4_READ_RESP_CHANGED_ BEFORE_RREADY	The value of RRESP has changed from its initial value between the time RVALID was asserted and before RREADY was asserted.	A3.2.1
AXI4- 60134	AXI4_READ_TRANSFER_EXCEEDS_ ADDRESS_SPACE	This read transfer runs off the edge of the address space defined by AXI4_ADDRESS_WIDTH.	A10.3.1
AXI4- 60135	AXI4_REGION_SMALLER_THAN_4KB	An address-range in the region map is smaller than 4kB.	A8.2.1
AXI4- 60136	AXI4_RESERVED_ARBURST_ ENCODING	The reserved encoding of 2'b11 should not be used for <i>ARBURST</i> .	A3.4.1
AXI4- 60137	AXI4_RESERVED_AWBURST_ ENCODING	The reserved encoding of 2'b11 should not be used for <i>AWBURST</i> .	A3.4.1
AXI4- 60138	AXI4_RID_CHANGED_BEFORE_ RREADY	The value of <i>RID</i> has changed from its initial value between the time <i>RVALID</i> was asserted and before <i>RREADY</i> was asserted.	A3.2.1

Error Code	Error Name	Description	Property Ref
AXI4- 60139	AXI4_RID_UNKN	RID has an X value/RID has a Z value.	
AXI4- 60140	AXI4_RLAST_CHANGED_BEFORE_ RREADY	The value of <i>RLAST</i> has changed from its initial value between the time <i>RVALID</i> was asserted and before <i>RREADY</i> was asserted.	A3.2.1
AXI4- 60141	AXI4_RLAST_UNKN	RLAST has an X value/RLAST has a Z value.	
AXI4- 60142	AXI4_RREADY_NOT_ASSERTED_ AFTER_RVALID	Once RVALID has been asserted RREADY should be asserted in config_max_latency_RVALID_assert ion_to_RREADY clock periods.	
AXI4- 60143	AXI4_RREADY_UNKN	RREADY has an X value/RREADY has a Z value.	
AXI4- 60144	AXI4_RRESP_UNKN	RRESP has an X value/RRESP has a Z value.	
AXI4- 60145	AXI4_RUSER_CHANGED_BEFORE_ RREADY	The value of <i>RUSER</i> has changed from its initial value between the time <i>RVALID</i> was asserted and before <i>RREADY</i> was asserted.	A3.2.1
AXI4- 60146	AXI4_RUSER_UNKN	RUSER has an X value/RUSER has a Z value.	
AXI4- 60147	AXI4_RVALID_DEASSERTED_ BEFORE_RREADY	RVALID has been de-asserted before RREADY was asserted.	A3.2.1
AXI4- 60148	AXI4_RVALID_HIGH_EXITING_ RESET	RVALID should have been driven low when exiting reset.	A3.1.2
AXI4- 60149	AXI4_RVALID_UNKN	<i>RVALID</i> has an X value/ <i>RVALID</i> has a Z value.	
AXI4- 60150	AXI4_SLV_ERR_RESP_FOR_ READ	Slave has detected an error for this read transfer (signalled by AXI4_SLVERR)	
AXI4- 60151	AXI4_SLV_ERR_RESP_FOR_WRITE	Slave has detected an error for this write transfer (signalled by AXI4_SLVERR)	
AXI4- 60152	AXI4_TIMEOUT_WAITING_FOR_READ_RESP ONSE	Timed-out waiting for a read response.	A4.6
AXI4- 60153	AXI4_TIMEOUT_WAITING_FOR_ WRITE_RESPONSE	Timed-out waiting for a write response.	A4.6
AXI4- 60154	AXI4_UNALIGNED_ADDRESS_FOR_ EXCLUSIVE_READ	Exclusive read accesses must have address aligned to the total number of bytes in the transaction.	A7.2.4
AXI4- 60155	AXI4_UNALIGNED_ADDR_FOR_ WRAPPING_READ_BURST	Wrapping bursts must have address aligned to the start of the read transfer.	A3.4.1

Table A-1. AAIT Assertions (cont.)			
Error Code	Error Name	Description	Property Ref
AXI4- 60156	AXI4_UNALIGNED_ADDR_FOR_ WRAPPING_WRITE_BURST	Wrapping bursts must have address aligned to the start of the write transfer.	A3.4.1
AXI4- 60157	AXI4_WDATA_CHANGED_BEFORE_ WREADY_ON_INVALID_LANE	On a lane whose strobe is 0, the value of <i>WDATA</i> has changed from its initial value between the time <i>WVALID</i> was asserted and before <i>WREADY</i> was asserted.	A3.2.1
AXI4- 60158	AXI4_WDATA_CHANGED_BEFORE_ WREADY_ON_VALID_LANE	On a lane whose strobe is 1, the value of <i>WDATA</i> has changed from its initial value between the time <i>WVALID</i> was asserted and before <i>WREADY</i> was asserted.	A3.2.1
AXI4- 60159	AXI4_WLAST_CHANGED_BEFORE_ WREADY	The value of WLAST has changed from its initial value between the time WVALID was asserted and before WREADY was asserted.	A3.2.1
AXI4- 60160	AXI4_WLAST_UNKN	<i>WLAST</i> has an X value/W <i>LAST</i> has a Z value.	
AXI4- 60161	AXI4_WREADY_NOT_ASSERTED_ AFTER_WVALID	Once WVALID has been asserted WREADY should be asserted in config_max_latency_WVALID_assertion_to_WREADY clock periods.	
AXI4- 60062	AXI4_WREADY_UNKN	WREADY has an X value/WREADY has a Z value.	
AXI4- 60163	AXI4_WRITE_ALLOCATE_WHEN_NON_ MODIFIABLE_12	The WA bit of the cache parameter should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i> .	A4.4
AXI4- 60164	AXI4_WRITE_ALLOCATE_WHEN_NON_ MODIFIABLE_13	The WA of the cache parameter bit should not be HIGH when the Modifiable bit is LOW.	A4.4
AXI4- 60165	AXI4_WRITE_ALLOCATE_WHEN_NON_ MODIFIABLE_4	The <i>WA</i> of the cache parameter bit should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i> .	A4.4
AXI4- 60166	AXI4_WRITE_ALLOCATE_WHEN_NON_ MODIFIABLE_5	The <i>WA</i> of the cache parameter bit should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i> .	A4.4
AXI4- 60167	AXI4_WRITE_ALLOCATE_WHEN_NON_ MODIFIABLE_8	The <i>WA</i> of the cache parameter bit should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i> .	A4.4
AXI4- 60168	AXI4_WRITE_ALLOCATE_WHEN_NON_ MODIFIABLE_9	The <i>WA</i> of the cache parameter bit should not be <i>HIGH</i> when the Modifiable bit is <i>LOW</i> .	A4.4
AXI4- 60169	AXI4_WRITE_BURST_LENGTH_ VIOLATION	The number of data beats in a write transfer should match the value given by <i>AWLEN</i> .	

	14510 /1 11 /1311 / 100	(	
Error Code	Error Name	Description	Property Ref
AXI4- 60170	AXI4_WRITE_STROBES_LENGTH_ VIOLATION	The size of the write_strobes array in a write transfer should match the value given by <i>AWLEN</i> .	
AXI4- 60171	AXI4_WRITE_USER_DATA_LENGTH_ VIOLATION	The size of the wdata_user_data array in a write transfer should match the value given by <i>AWLEN</i> .	
AXI4- 60172	AXI4_WRITE_BURST_MAXIMUM_ LENGTH_VIOLATION	256 write data beats were seen without <i>WLAST</i> .	A3.4.1
AXI4- 60173	AXI4_WRITE_BURST_SIZE_VIOLATION	In this write transaction size has been set too high for the defined data buswidth.	
AXI4- 60174	AXI4_WRITE_DATA_BEFORE_ ADDRESS	A write data beat has occurred before the corresponding address phase.	
AXI4- 60175	AXI4_WRITE_DATA_UNKN_ON_INVALID_ LANE	On a lane whose strobe is 0 WDATA has an X value/WDATA has a Z value.	
AXI4- 60176	AXI4_WRITE_DATA_UNKN_ON_VALID_LANE	On a lane whose strobe is 1 WDATA has an X value/WDATA has a Z value.	
AXI4- 60177	AXI4_WRITE_EXCLUSIVE_ENCODING_ VIOLATION	A write-only interface does not support exclusive accesses.	A10.2.3
AXI4- 60178	AXI4_WRITE_RESPONSE_WITHOUT_ ADDR_DATA	An unexpected write response has occurred (there are no outstanding write transactions with this id).	
AXI4- 60179	AXI4_WRITE_STROBE_FIXED_BURST_ VIOLATION	Write strobe(s) incorrect for the address/size of a fixed transfer.	
AXI4- 60180	AXI4_WRITE_TRANSFER_EXCEEDS_ ADDRESS_SPACE	This write transfer runs off the edge of the address space defined by AXI4_ADDRESS_WIDTH.	A10.3.1
AXI4- 60181	AXI4_WRONG_ARREGION_FOR_SLAVE_ WITH_SINGLE_ADDRESS_ DECODE	The region value should be 4'b0000 for a read from a slave with a single address decode in the region map.	A8.2.1
AXI4- 60182	AXI4_WRONG_AWREGION_FOR_SLAVE_ WITH_SINGLE_ADDRESS_ DECODE	The region value should be 4'b0000 for a write to a slave with a single address decode in the region map.	A8.2.1
AXI4- 60183	AXI4_WSTRB_CHANGED_BEFORE_ WREADY	The value of WSTRB has changed from its initial value between the time WVALID was asserted and before WREADY was asserted.	A3.2.1
AXI4- 60184	AXI4_WSTRB_UNKN	WSTRB has an X value/WSTRB has a Z value.	

	10.0.071 117.0117.00	(001111)	
Error Code	Error Name	Description	Property Ref
AXI4- 60185	AXI4_WUSER_CHANGED_BEFORE_ WREADY	The value of WUSER has changed from its initial value between the time WVALID was asserted and before WREADY was asserted.	A3.2.1
AXI4- 60186	AXI4_WUSER_UNKN	<i>WUSER</i> has an X value/ <i>WUSER</i> has a Z value.	
AXI4- 60187	AXI4_WVALID_DEASSERTED_BEFORE_ WREADY	WVALID has been de-asserted before WREADY was asserted.	A3.2.1
AXI4- 60188	AXI4_WVALID_HIGH_ON_FIRST_CLOCK	A master interface must begin driving <i>WVALID</i> high only at a rising clock edge after <i>ARESETn</i> is <i>HIGH</i> .	A3.1.2
AXI4- 60189	AXI4_WVALID_UNKN	WVALID has an X value/WVALID has a Z value.	
AXI4- 60190	MVC_FAILED_POSTCONDITION	A postcondition failed.	
AXI4- 60191	MVC_FAILED_RECOGNITION	An item failed to be recognized.	
AXI4- 60192	AXI4_TIMEOUT_WAITING_FOR_ WRITE_DATA	Timed-out waiting for a data phase in write data burst.	A4.6
AXI4- 60193	AXI4_EXCL_RD_WHILE_EXCL_WR_IN_ PROGRESS_SAME_ID	Master starts an exclusive read burst while exclusive write burst with same ID tag is in progress.	A7.2.4
AXI4- 60194	AXI4_EXCL_WR_WHILE_EXCL_RD_IN_ PROGRESS_SAME_ID	Master starts an exclusive write burst while exclusive read burst with same ID tag is in progress.	A7.2.4
AXI4- 60195	AXI4_DEC_ERR_ILLEGAL_FOR_MAPPED_ SLAVE_ADDR	Slave receives a burst to a mapped address but responds with <i>DECERR</i> (signalled by <i>AXI4_DECERR</i> ).	A3.4.4
AXI4- 60196	AXI4_AWVALID_HIGH_DURING_RESET	AWVALID asserted during the reset state.	A3.1.2
AXI4- 60197	AXI4_WVALID_HIGH_DURING_RESET	WVALID asserted during the reset state.	A3.1.2
AXI4- 60198	AXI4_BVALID_HIGH_DURING_RESET	BVALID asserted during the reset state.	A3.1.2
AXI4- 60199	AXI4_ARVALID_HIGH_DURING_RESET	ARVALID asserted during the reset state.	A3.1.2
AXI4- 60200	AXI4_RVALID_HIGH_DURING_RESET	RVALID asserted during the reset state.	A3.1.2
AXI4- 60201	AXI4_ARESETn_SIGNAL_Z	Reset signal has a Z value.	
AXI4- 60202	AXI4_ARESETn_SIGNAL_X	Reset signal has an X value.	

Error Code	Error Name	Description	Property Ref
AXI4- 60203	AXI4_TIMEOUT_WAITING_FOR_WRITE_ ADDR_AFTER_DATA	Timed-out waiting for a write address phase to be coming after data.	A2.2
AXI4- 60204	AXI4_EXCLUSIVE_WRITE_BYTES_ TRANSFER_EXCEEDS_128	Number of bytes in an exclusive write transaction must be less than or equal to 128.	A7.2.4
AXI4- 60205	AXI4_EXCLUSIVE_WRITE_BYTES_ TRANSFER_NOT_POWER_OF_2	Number of bytes of an exclusive write transaction is not a power of 2.	A7.2.4
AXI4- 60206	AXI4_UNALIGNED_ADDRESS_FOR_ EXCLUSIVE_WRITE	Exclusive write accesses must have address aligned to the total number of bytes in the transaction.	A7.2.4
AXI4- 60207	AXI4_RLAST_VIOLATION	RLAST signal should be asserted along with the final transfer of the read data burst.	
AXI4- 60208	AXI4_WLAST_ASSERTED_DURING_DATA_ PHASE_OTHER_THAN_LAST	Wlast must only be asserted during the last data phase.	A3.4.1

## Appendix B SystemVerilog Test Programs

## SystemVerilog Master BFM Test Program

The following code example contains a simple master test program that shows the master BFM API being used to communicate with a slave and create stimulus. This test program is discussed further in the SystemVerilog Tutorials chapter.

```
// ***********************
// Copyright 2007-2013 Mentor Graphics Corporation
// All Rights Reserved.
// THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS
// THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS
// SUBJECT TO LICENSE TERMS.
  ********************
   This is a simple example of an AXI4 master to demonstrate the
mgc axi4 master BFM configured as axi4lite usage.
   This master performs a directed test, initiating 4 sequential writes,
followed by 4 sequential reads. It then verifies that the data read out
matches the data written.
*/
import mgc axi4 pkg::*;
module master test program #(int AXI4 ADDRESS WIDTH = 32, int
AXI4 RDATA WIDTH = 1024, int AXI4 WDATA WIDTH = 1024)
   mgc axi4 master bfm
);
 // Enum type for master ready delay mode
 // AXI4 VALID2READY - Ready delay for a phase will be applied from
                    start of phase (Means from when VALID is asserted).
 // AXI4 TRANS2READY - Ready delay will be applied from the end of
 //
                     previous phase. This might result in ready before
valid.
 typedef enum bit
   AXI4 VALID2READY = 1'b0,
   AXI4 TRANS2READY = 1'b1
  } axi4 master ready delay mode e;
```

```
// Code user could edit according to requirements
 // Variable : m wr resp phase ready delay
 int m wr resp phase ready delay = 2;
 // Variable : m rd data phase ready delay
 int m rd data phase ready delay = 2;
 // Master ready delay mode seclection : default it is VALID2READY
 axi4 master ready delay mode e master ready delay mode =
AXI4 VALID2READY;
initial
begin
   axi4 transaction trans;
   bit [AXI4 WDATA_WIDTH-1:0] data_word;
   bfm.set config(AXI4 CONFIG AXI4LITE axi4,1);
   /*******
   ** Initialisation **
   *******
   bfm.wait on(AXI4 RESET 0 TO 1);
   bfm.wait on(AXI4 CLOCK POSEDGE);
   /*******
   ** **
   *******
     handle write resp ready;
     handle read data ready;
   join none
   /*******
   ** Traffic generation: **
   *********
   // 4 x Writes
   // Write data value 1 on byte lanes 1 to address 1.
   trans = bfm.create write transaction(1);
   trans.set data words(32'h0000 0100,0);
   trans.set write strobes(4'b0010,0);
   $display ( "@ %t, master test program: Writing data (1) to address
(1)", $time);
   // By default it will run in Blocking mode
   bfm.execute transaction(trans);
   // Write data value 2 on byte lane 2 to address 2.
   trans = bfm.create write transaction(2);
   trans.set data words(32'h0002 0000,0);
   trans.set write strobes(4'b0100,0);
   trans.set write data mode (AXI4 DATA WITH ADDRESS);
   $display ( "@ %t, master test program: Writing data (2) to address
(2)", $time);
```

```
bfm.execute transaction(trans);
    // Write data value 3 on byte lane 3 to address 3.
    trans = bfm.create_write_transaction(3);
    trans.set data words(32'h0300 0000,0);
    trans.set write strobes(4'b1000,0);
    $display ( "@ %t, master test program: Writing data (3) to address
(3)", $time);
    bfm.execute transaction(trans);
    // Write data value 4 to address 4 on byte lane 0.
    trans = bfm.create write transaction(4);
    trans.set data words(32'h0000 0004,0);
    trans.set write strobes(4'b0001,0);
    trans.set write data mode(AXI4 DATA WITH ADDRESS);
    $display ( "@ %t, master test program: Writing data (4) to address
(4)", $time);
    bfm.execute transaction(trans);
    // 4 x Reads
    // Read data from address 1.
    trans = bfm.create read transaction(1);
    bfm.execute transaction(trans);
    data word = trans.get data words();
    if (\overline{data} \text{ word}[15:8] == 8'h\overline{01})
        $display ( "@ %t, master test program: Read correct data (1) at
address (1)", $time);
    else
        $display ( "@ %t master test_program: Error: Expected data (1) at
address 1, but got %d", $time, data word[15:8]);
    // Read data from address 2.
    trans = bfm.create read transaction(2);
    bfm.execute transaction(trans);
    data word = trans.get data words();
    if (data word[23:16] == 8'h02)
        $display ( "@ %t, master test program: Read correct data (2) at
address (2)", $time);
       $display ( "@ %t, master test program: Error: Expected data (2) at
address 2, but got %d", $time, data word[23:16]);
    // Read data from address 3.
    trans = bfm.create read transaction(3);
    bfm.execute transaction(trans);
    data word = trans.get data words();
    if (data word[31:24] == 8'h03)
      $display ( "@ %t, master test program: Read correct data (3) at
address (3)", $time);
       $display ( "@ %t, master test program: Error: Expected data (3) at
address 3, but got %d", $time, data word[31:24]);
```

```
// Read data from address 4.
    trans = bfm.create read transaction(4);
   bfm.execute transaction(trans);
    data word = trans.get data words();
    if (data word[7:0] == 8'h04)
        $display ( "@ %t, master test program: Read correct data (4) at
address (4)", $time);
    else
       $display ( "@ %t, master test program: Error: Expected data (4) at
address 4, but got %d", $time, data word[7:0]);
    #100
    $finish();
end
  // Task : handle write resp ready
 // This method assert/de-assert the write response channel ready signal.
  // Assertion and de-assertion is done based on following variable's
value:
  // m wr resp phase ready delay
  // master ready delay mode
  task automatic handle write resp ready;
   bit seen valid ready;
    int tmp ready delay;
    axi4 master ready delay mode e tmp mode;
    forever
    begin
      wait(m wr resp phase ready delay > 0);
      tmp ready delay = m wr resp phase ready delay;
                     = master ready delay mode;
      tmp mode
      if (tmp mode == AXI4 VALID2READY)
      begin
        fork
          bfm.execute write resp ready(1'b0);
        join none
        bfm.get write response cycle;
        repeat(tmp ready delay - 1) bfm.wait on(AXI4 CLOCK POSEDGE);
        bfm.execute write resp ready(1'b1);
        seen valid ready = 1'b1;
      end
      else // AXI4 TRANS2READY
      begin
        if (seen valid ready == 1'b0)
        begin
            bfm.wait on(AXI4 CLOCK POSEDGE);
          while (!((bfm.BVALID === 1'b1) && (bfm.BREADY === 1'b1)));
        end
        fork
          bfm.execute write resp ready(1'b0);
        join none
```

```
repeat(tmp ready delay) bfm.wait on(AXI4 CLOCK POSEDGE);
        fork
          bfm.execute write resp ready(1'b1);
        join none
        seen valid ready = 1'b0;
      end
    end
  endtask
  // Task : handle read data ready
  // This method assert/de-assert the read data/response channel ready
signal.
  // Assertion and de-assertion is done based on following variable's
value:
  // m rd data phase ready delay
  // master ready delay mode
  task automatic handle read data ready;
   bit seen valid ready;
    int tmp ready delay;
    axi4 master ready delay mode e tmp mode;
    forever
    begin
      wait(m rd data phase ready delay > 0);
      tmp ready delay = m rd data phase ready delay;
      tmp mode
                      = master ready delay mode;
      if (tmp mode == AXI4 VALID2READY)
      begin
        fork
          bfm.execute read data ready(1'b0);
        join none
        bfm.get read data cycle;
        repeat(tmp ready delay - 1) bfm.wait on(AXI4 CLOCK POSEDGE);
       bfm.execute read data ready(1'b1);
        seen valid ready = 1'b1;
      end
      else // AXI4 TRANS2READY
      begin
        if (seen valid ready == 1'b0)
       begin
            bfm.wait on(AXI4 CLOCK POSEDGE);
          while (!((bfm.RVALID === 1'b1) && (bfm.RREADY === 1'b1)));
        end
        fork
          bfm.execute read data ready(1'b0);
        join none
        repeat(tmp ready delay) bfm.wait on(AXI4 CLOCK POSEDGE);
        fork
```

```
bfm.execute_read_data_ready(1'b1);
    join_none
    seen_valid_ready = 1'b0;
    end
    end
    end
endtask
endmodule
```

## SystemVerilog Slave BFM Test Program

The following code example contains a simple slave test program that shows the slave BFM API being used to communicate with a master and create stimulus. This test program is discussed further in the SystemVerilog Tutorials chapter.

```
// ***********************
// Copyright 2007-2013 Mentor Graphics Corporation
// All Rights Reserved.
// THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS
THE PROPERTY OF
// MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE
TERMS.
// *********************
   This is a simple example of an AXI4 Slave to demonstrate the
mgc axi4 slave BFM configured as axi4lite usage.
   This is a fairly generic slave which handles almost all write and read
   scenarios from master. It handles write data with address as well as
data after address
   both.
   This slave code is divided in two parts, one which user might need to
edit to change slave
   mode (Transaction/burst or Phase level) and memory handling.
import mgc axi4 pkg::*;
module slave test program #(int AXI4 ADDRESS WIDTH = 32, int
AXI4 RDATA WIDTH = 1024, int AXI4 WDATA WIDTH = 1024, int AXI4 ID WIDTH =
18, int AXI4_USER_WIDTH = 8, int AXI4_REGION_MAP_SIZE = 16)
   mgc axi4 slave bfm
);
 typedef bit [((AXI4 ADDRESS WIDTH) - 1) : 0] addr t;
```

```
// Enum type for slave ready delay mode
  // AXI4 VALID2READY - Ready delay for a phase will be applied from
                      start of phase (Means from when VALID is asserted).
  //
  \ensuremath{//}\ \mbox{AXI4}\ \mbox{TRANS2READY} - Ready delay will be applied from the end of
  //
                       previous phase. This might result in ready before
valid.
  typedef enum bit
   AXI4 VALID2READY = 1'b0,
   AXI4 TRANS2READY = 1'b1
  } axi4 slave ready delay mode e;
  // Code user could edit according to requirements
  // Variable : m wr addr phase ready delay
  int m wr addr phase ready delay = 2;
  // Variable : m rd addr phase ready delay
  int m rd addr phase ready delay = 2;
  // Variable : m wr data phase ready delay
  int m wr data phase ready delay = 2;
  // Slave ready delay mode seclection : default it is VALID2READY
 axi4 slave ready delay mode e slave ready delay mode = AXI4 VALID2READY;
  // Storage for a memory
  bit [7:0] mem [*];
  // Function : do byte read
  // Function to provide read data byte from memory at particular input
  // address
  function bit[7:0] do byte read(addr t addr);
   return mem[addr];
  endfunction
  // Function : do byte write
  // Function to write data byte to memory at particular input address
  function void do byte write (addr t addr, bit [7:0] data);
   mem[addr] = data;
  endfunction
  // Function : set wr resp valid delay
  // This is used to set write response phase valid delay to start driving
  // write response phase after specified delay.
  function void set_wr_resp valid delay(axi4 transaction trans);
    trans.set write response valid delay(2);
  endfunction
  // Function : set read data valid delay
  // This is used to set read data phase valid delays to start driving
  // read data/response phases after specified delay.
  function void set read data valid delay(axi4 transaction trans);
     trans.set data valid delay(2);
  endfunction
```

```
// Code user do not need to edit
 // Please note that in this part of code base below valid delays are
assigned
 // which user might need to change according to requirement
 // data valid delay : This is for sending read data/response valid
 initial
 begin
   bfm.set config(AXI4 CONFIG AXI4LITE axi4,1);
   // Initialisation
   bfm.wait on(AXI4 RESET 0 TO 1);
   bfm.wait on(AXI4 CLOCK POSEDGE);
   // Traffic generation
   fork
     process read;
     process write;
     handle write addr ready;
     handle read addr ready;
     handle write data ready;
   join
 end
 // Task : process read
 // This method keep receiving read address phase and calls another
method to
 // process received transaction.
 task process read;
   forever
   begin
     axi4 transaction read trans;
     read trans = bfm.create slave transaction();
     bfm.get read addr phase(read trans);
     fork
       begin
         automatic axi4 transaction t = read trans;
        handle read(t);
       end
     join none
     #0;
   end
 endtask
 // Task : handle read
 // This method reads data from memory and send read data/response either
at
 // burst or phase level depending upon slave working mode.
 task automatic handle read(input axi4 transaction read trans);
   addr t addr[];
   bit [7:0] mem data[];
   set read data valid delay(read trans);
```

```
void'(bfm.get read addr(read trans, 0,addr));
    mem data = new[addr.size()];
    for(int j = 0; j < addr.size(); j++)
      mem data[j] = do byte read(addr[j]);
    bfm.set read data(read trans, 0, addr, mem data);
    bfm.execute read data phase (read trans);
  endtask
  // Task : process write
  // This method keep receiving write address phase and calls another
method to
  // process received transaction.
  task process write;
    forever
    begin
      axi4 transaction write trans;
      write trans = bfm.create slave transaction();
     bfm.get write addr phase(write trans);
      fork
        begin
          automatic axi4 transaction t = write trans;
          handle write(t);
        end
      join none
      #0;
    end
  endtask
  // Task : handle write
  // This method receive write data burst or phases for write transaction
  // depending upon slave working mode, write data to memory and then send
  // response
  task automatic handle write(input axi4 transaction write trans);
    addr t addr[];
   bit [7:0] data[];
   bit last;
   bfm.get write data phase(write trans, 0, last);
    void'(bfm.get write addr data(write trans, 0, addr, data));
    for (int j = 0; j < addr.size(); j++)
      do byte write(addr[j], data[j]);
    set wr resp valid delay(write trans);
   bfm.execute write response phase(write trans);
  endtask
  // Task : handle write addr ready
  // This method assert/de-assert the write address channel ready signal.
  // Assertion and de-assertion is done based on
m wr addr phase ready delay
  task automatic handle_write_addr_ready;
   bit seen valid ready;
```

```
int tmp ready delay;
    axi4 slave ready delay mode e tmp mode;
    forever
    begin
      wait(m wr addr phase ready delay > 0);
      tmp ready delay = m wr addr phase ready delay;
                     = slave ready delay mode;
      tmp mode
      if (tmp mode == AXI4 VALID2READY)
      begin
        fork
          bfm.execute write addr ready(1'b0);
        join none
        bfm.get write_addr_cycle;
        repeat(tmp_ready_delay - 1) bfm.wait_on(AXI4 CLOCK POSEDGE);
        bfm.execute write addr ready(1'b1);
        seen valid ready = 1'b1;
      end
      else // AXI4 TRANS2READY
      begin
        if (seen valid ready == 1'b0)
        begin
          do
            bfm.wait on(AXI4 CLOCK POSEDGE);
          while (!(\overline{bfm.AWVALID} === 1'b1) \&\& (bfm.AWREADY === 1'b1));
        end
        fork
          bfm.execute write addr ready(1'b0);
        join none
        repeat(tmp ready delay) bfm.wait on(AXI4 CLOCK POSEDGE);
        fork
          bfm.execute write addr ready(1'b1);
        join none
        seen valid ready = 1'b0;
      end
    end
  endtask
  // Task : handle read addr ready
  // This method assert/de-assert the read address channel ready signal.
  // Assertion and de-assertion is done based on following variable's
value:
  // m rd addr phase ready delay
  // slave ready delay mode
  task automatic handle read addr ready;
    bit seen valid ready;
    int tmp ready delay;
    axi4 slave ready delay mode e tmp mode;
    forever
    begin
```

```
wait(m rd addr phase ready delay > 0);
    tmp ready delay = m rd addr phase ready delay;
    tmp mode
                    = slave ready delay mode;
    if (tmp mode == AXI4 VALID2READY)
    begin
      fork
        bfm.execute read addr ready(1'b0);
      join none
      bfm.get read addr cycle;
      repeat(tmp ready delay - 1) bfm.wait on(AXI4 CLOCK POSEDGE);
      bfm.execute read addr ready(1'b1);
      seen valid ready = 1'b1;
    end
    else // AXI4 TRANS2READY
    begin
      if (seen valid ready == 1'b0)
     begin
       do
          bfm.wait on(AXI4 CLOCK POSEDGE);
        while (!((bfm.ARVALID === 1'b1) && (bfm.ARREADY === 1'b1)));
      end
      fork
        bfm.execute read addr ready(1'b0);
      join none
      repeat (tmp ready delay) bfm.wait on (AXI4 CLOCK POSEDGE);
       bfm.execute read addr ready(1'b1);
      join none
      seen valid ready = 1'b0;
    end
  end
endtask
// Task : handle write data ready
// This method assert/de-assert the write data channel ready signal.
// Assertion and de-assertion is done based on following variable's
// m wr data phase ready delay
// slave ready delay mode
task automatic handle write data ready;
 bit seen valid ready;
  int tmp ready delay;
  axi4 slave ready delay mode e tmp mode;
  forever
    wait(m wr data phase ready delay > 0);
    tmp ready delay = m wr data phase ready delay;
                   = slave ready delay mode;
    tmp mode
    if (tmp mode == AXI4 VALID2READY)
```

```
begin
        fork
         bfm.execute write data ready(1'b0);
        join none
       bfm.get write data cycle;
       repeat(tmp_ready_delay - 1) bfm.wait_on(AXI4_CLOCK_POSEDGE);
       bfm.execute_write_data_ready(1'b1);
       seen valid ready = 1'b1;
      end
      else // AXI4 TRANS2READY
      begin
       if (seen_valid_ready == 1'b0)
       begin
         do
           bfm.wait on(AXI4 CLOCK POSEDGE);
          while (!((bfm.WVALID === 1'b1) && (bfm.WREADY === 1'b1)));
        end
        fork
         bfm.execute write data ready(1'b0);
        join none
        repeat(tmp ready delay) bfm.wait on(AXI4 CLOCK POSEDGE);
        fork
         bfm.execute write data ready(1'b1);
        join none
       seen valid ready = 1'b0;
      end
   end
 endtask
endmodule
```

# Appendix C VHDL Test Programs

This appendix contains VHDL test programs, one for the Master BFM and the other for the Slave BFM.

## **VHDL Master BFM Test Program**

The following code example contains a simple master test program that shows the master BFM API being used to communicate with a slave and create stimulus. This test program is discussed further in the SystemVerilog Tutorials chapter.

```
********************
***
-- Copyright 2007-2013 Mentor Graphics Corporation
-- All Rights Reserved.
-- THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS
THE PROPERTY OF
-- MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE
TERMS.
************************
****
     This is a simple example of an AXI4 master to demonstrate the
mgc axi4 master BFM configured as axi4lite usage.
     This master performs a directed test, initiating 4 sequential
writes, followed by 4 sequential reads.
     It then verifies that the data read out matches the data written.
library ieee ;
use ieee.std logic 1164.all;
library work;
use work.all;
use work.mgc axi4 bfm pkg.all;
use std.textio.all;
use ieee.std logic textio.all;
entity master test program is
generic (AXI4 ADDRESS WIDTH : integer := 32;
         AXI4 RDATA WIDTH : integer := 32;
         AXI4 WDATA WIDTH : integer := 32;
```

```
index : integer range 0 to 511 :=0
         );
end master test program;
architecture master test program a of master test program is
  -- Code user could edit according to requirements
  -- Variable : m wr resp phase ready delay
  signal m wr resp phase ready delay :integer := 2;
  -- Variable : m rd data phase ready delay
  signal m rd data phase ready delay : integer := 2;
begin
  set config(AXI4 CONFIG AXI4LITE INTERFACE, 1, index,
axi4 tr if 1(index));
  -- Master test
 process
   variable tr id: integer;
   variable data words
                       : std logic vector(AXI4 MAX BIT SIZE-1
downto 0);
   variable lp: line;
  begin
   wait on(AXI4 RESET 0 TO 1, index, axi4 tr if 0(index));
   wait on(AXI4 CLOCK POSEDGE, index, axi4 tr if 0(index));
   -- 4 x Writes
   -- Write data value 1 on byte lanes 1 to address 1.
   create write transaction(1, tr id, index, axi4 tr if 0(index));
   data words (31 downto 0) := x"00000100";
   set data words(data words, tr id, index, axi4 tr if 0(index));
   set write strobes(2, tr id, index, axi4 tr if 0(index));
   report "master_test_program: Writing data (1) to address (1)";
   -- By default it will run in Blocking mode
   execute transaction(tr id, index, axi4 tr if 0(index));
   -- Write data value 2 on byte lane 2 to address 2.
   create write transaction(2, tr id, index, axi4 tr if 0(index));
   data words (31 downto 0) := x"00020000";
   set_data_words(data_words, tr id, index, axi4 tr if 0(index));
   set write strobes(4, tr id, index, axi4 tr if 0(index));
   report "master test program: Writing data (2) to address (2)";
    -- By default it will run in Blocking mode
   execute transaction(tr id, index, axi4 tr if 0(index));
   -- Write data value 3 on byte lane 3 to address 3.
   create write transaction(3, tr id, index, axi4 tr if 0(index));
   data words (31 downto 0) := x"03000000";
   set data words(data words, tr id, index, axi4 tr if O(index));
   set write strobes(8, tr id, index, axi4 tr if 0(index));
   report "master test program: Writing data (3) to address (3)";
```

```
-- By default it will run in Blocking mode
    execute transaction(tr id, index, axi4 tr if 0(index));
    -- Write data value 4 on byte lane 0 to address 4.
    create write transaction(4, tr id, index, axi4 tr if 0(index));
    data words (31 downto 0) := x"00000004";
    set data words(data words, tr id, index, axi4 tr if O(index));
    set write strobes(1, tr id, index, axi4 tr if 0(index));
    report "master test program: Writing data (4) to address (4)";
    -- By default it will run in Blocking mode
    execute transaction(tr id, index, axi4 tr if 0(index));
    --4 x Reads
    --Read data from address 1.
    create read transaction(1, tr id, index, axi4 tr if 0(index));
    execute transaction(tr id, index, axi4 tr if 0(index));
    get data words(data words, tr id, index, axi4 tr if 0(index));
    if (data\ words(15\ downto\ 8)\ =\ x"01") then
      report "master test program: Read correct data (1) at address (1)";
    else
     hwrite(lp, data words(15 downto 8));
     report "master test program: Error: Expected data (1) at address 1,
but got " & lp.all;
    end if;
    -- Read data from address 2.
    create read transaction(2, tr id, index, axi4 tr if 0(index));
    execute transaction(tr id, index, axi4 tr if 0(index));
    get data words(data words, tr id, index, axi4 tr if 0(index));
    if (data words (23 downto 16) = x"02") then
      report "master test program: Read correct data (2) at address (2)";
    else
     hwrite(lp, data words(23 downto 16));
     report "master test program: Error: Expected data (2) at address 2,
but got " & lp.all;
    end if:
    -- Read data from address 3.
    create read transaction(3, tr id, index, axi4 tr if 0(index));
    execute transaction(tr id, index, axi4 tr if 0(index));
    get data words(data words, tr id, index, axi4 tr if 0(index));
    if (data words (31 downto 24) = x"03") then
      report "master test program: Read correct data (3) at address (3)";
    else
     hwrite(lp, data words(31 downto 24));
     report "master test program: Error: Expected data (3) at address 3,
but got " & lp.all;
    end if;
    -- Read data from address 4.
    create read transaction(4, tr id, index, axi4 tr if 0(index));
    execute transaction(tr id, index, axi4 tr if 0(index));
    get data words(data words, tr id, index, axi4 tr if 0(index));
```

```
if (data\ words(7\ downto\ 0) = x"04") then
      report "master test program: Read correct data (4) at address (4)";
    else
     hwrite(lp, data words(7 downto 0));
     report "master test program: Error: Expected data (4) at address 4,
but got " & lp.all;
    end if;
   wait;
  end process;
  -- handle write resp ready : write response ready through path 5.
  -- This method assert/de-assert the write response channel ready signal.
  -- Assertion and de-assertion is done based on following variable's
value:
  -- m wr resp phase ready delay
  process
    variable tmp ready delay : integer;
    wait on(AXI4 RESET 0 TO 1, index, AXI4 PATH 5, axi4 tr if 5(index));
    wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 5, axi4 tr if 5(index));
      wait until m wr resp phase ready delay > 0;
      tmp ready delay := m wr resp phase ready delay;
      execute write resp ready(0, 1, index, AXI4 PATH 5,
axi4 tr if 5(index));
      get write response cycle(index, AXI4 PATH 5, axi4 tr if 5(index));
      if(tmp ready delay > 1) then
        for i in 0 to tmp ready delay-2 loop
          wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 5,
axi4 tr if 5(index));
        end loop;
      end if;
      execute write resp ready(1, 1, index, AXI4 PATH 5,
axi4 tr if 5(index));
    end loop;
    wait;
  end process;
  -- handle read data ready : read data ready through path 6.
  -- This method assert/de-assert the read data channel ready signal.
  -- Assertion and de-assertion is done based on following variable's
  -- m rd data phase ready delay
  process
    variable tmp ready delay : integer;
    wait on(AXI4 RESET 0 TO 1, index, AXI4 PATH_6, axi4_tr_if_6(index));
    wait on(AXI4 CLOCK POSEDGE, index, AXI4 PATH 6, axi4 tr if 6(index));
    loop
      wait until m rd data phase ready delay > 0;
      tmp ready delay := m rd data phase ready delay;
      execute read data ready(0, 1, index, AXI4 PATH 6,
axi4 tr if 6(index));
      get read data cycle(index, AXI4 PATH 6, axi4 tr if 6(index));
      if(tmp ready delay > 1) then
        for i in 0 to tmp ready delay-2 loop
```

```
wait_on(AXI4_CLOCK_POSEDGE, index, AXI4_PATH_6,
axi4_tr_if_6(index));
    end loop;
    end if;
    execute_read_data_ready(1, 1, index, AXI4_PATH_6,
axi4_tr_if_6(index));
    end loop;
    wait;
end process;
end master test program a;
```

## **VHDL Slave BFM Test Program**

The following code example contains a simple slave test program that shows the slave BFM API being used to communicate with a master and create stimulus. This test program is discussed further in the SystemVerilog Tutorials chapter.

```
******************
****
-- Copyright 2007-2013 Mentor Graphics Corporation
-- All Rights Reserved.
-- THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS
THE PROPERTY OF
-- MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE
TERMS.
******************
-- This is a simple example of an AXI Slave to demonstrate the
mgc axi4 slave BFM configured as axi4lite usage.
-- This is a fairly generic slave which handles almost all write and read
-- scenarios from master. It handles write data with address as well as
data after address
-- both.
-- This slave code is divided in two parts, one which user might need to
edit to change slave
-- mode (Transaction/burst or Phase level) and memory handling.
-- Out of the code which is grouped as user do not need to edit, could be
edited for achieving
-- required phase valid/ready delays.
library ieee ;
use ieee.std_logic_1164.all;
use ieee.std logic arith.all;
library work;
```

```
use work.all;
use work.mgc axi4 bfm pkg.all;
entity slave test program is
   generic (AXI4 ADDRESS WIDTH : integer := 32;
           AXI4 RDATA WIDTH : integer := 32;
           AXI4 WDATA WIDTH : integer := 32;
           index : integer range 0 to 511 := 0
         ) ;
 end slave test program;
architecture slave test program a of slave test program is
  type memory t is array (0 to 2**16-1) of std logic vector(7 downto 0);
  -- Code user could edit according to requirements
  -- Variable : m wr addr phase ready delay
  signal m wr addr phase ready delay : integer := 2;
  -- Variable : m rd addr phase ready delay
  signal m rd addr phase ready delay : integer := 2;
  -- Variable : m wr data phase ready delay
  signal m wr data phase ready delay : integer := 2;
  -- Storage for a memory
  shared variable mem : memory t;
 procedure do byte read(addr : in std logic vector(AXI4 MAX BIT SIZE-1
downto 0); data : out std logic vector(7 downto 0));
  procedure do byte write (addr : in std logic vector (AXI4 MAX BIT SIZE-1
downto 0); data : in std logic vector(7 downto 0));
  procedure set wr resp valid delay(id : integer; signal tr if : inout
axi4 vhd if struct t);
  procedure set_wr_resp_valid_delay(id : integer; path_id : in
axi4 path t; signal tr if : inout axi4 vhd if struct t);
 procedure set read data valid delay(id : integer; signal tr if : inout
axi4 vhd if struct t);
 procedure set read data valid delay(id : integer; path id : in
axi4 path t; signal tr if : inout axi4 vhd if struct t);
  -- Procedure : do byte read
  -- Procedure to provide read data byte from memory at particular input
  -- address
  procedure do byte read(addr : in std logic vector(AXI4 MAX BIT SIZE-1
downto 0); data : out std logic vector(7 downto 0)) is
   data := mem(to integer(addr));
 end do byte read;
  -- Procedure : do byte write
  -- Procedure to write data byte to memory at particular input address
  procedure do byte write(addr : in std logic vector(AXI4 MAX BIT SIZE-1
downto 0); data : in std logic vector(7 downto 0)) is
 begin
   mem(to integer(addr)) := data;
```

```
end do byte write;
  -- Procedure : set wr resp valid delay
  -- This is used to set write response phase valid delay to start driving
  -- write response phase after specified delay.
  procedure set wr resp valid delay(id : integer; signal tr if : inout
axi4 vhd if struct t) is
  begin
    set write response valid delay(2, id, index, tr if);
  end set wr resp valid delay;
  procedure set wr resp valid delay(id : integer; path id : in
axi4 path t; signal tr if : inout axi4 vhd if struct t) is
  begin
    set write response valid delay(2, id, index, path id, tr if);
  end set wr resp valid delay;
  -- Procedure : set read data valid delay
  -- This will set the ready delay for write data phase
  procedure set read data valid delay(id : integer; signal tr if : inout
axi4 vhd if struct t) is
    variable burst length : integer;
  begin
    set data valid delay(2, id, index, tr if);
  end set read data valid delay;
  procedure set_read_data_valid_delay(id : integer; path_id : in
axi4 path t; signal tr if : inout axi4 vhd if struct t) is
    variable burst length : integer;
    set data valid delay(2, id, index, path id, tr if);
  end set read data valid delay;
begin
  set config(AXI4 CONFIG AXI4LITE INTERFACE, 1, index, axi4 tr if 2(0));
  -- To create pipelining in VHDL there are multiple channel path in each
API.
  -- So each process will choose separate path to interact with BFM.
  -- process write : write address phase through path 0
  -- This process keep receiving write address phase and push the
transaction into queue through
  -- push transaction id API.
  process
    variable write trans : integer;
  begin
    wait on(AXI4 RESET 0 TO 1, index, axi4 tr if 0(index));
    wait on(AXI4 CLOCK POSEDGE, index, axi4_tr_if_0(index));
      create slave transaction(write trans, index, axi4 tr if 0(index));
      get_write_addr_phase(write_trans, index, axi4_tr_if_0(index));
     push transaction id(write trans, AXI4 QUEUE ID 0, index,
axi4 tr if 0(index));
    end loop;
    wait;
  end process;
  -- handle write : write data phase through path 1
```

```
-- This method receive write data phase for write transaction
  process
    variable write trans: integer;
    variable byte length : integer;
    variable addr : std logic vector(AXI4 MAX BIT SIZE-1 downto 0);
    variable data : std logic vector(7 downto 0);
    variable last : integer := 0;
  begin
    1000
     pop transaction id(write trans, AXI4 QUEUE ID 0, index, AXI4 PATH 1,
axi4 tr if 1(index));
      get write data phase (write trans, 0, last, index, AXI4 PATH 1,
axi4 tr if 1(index));
      get write addr data(write trans, 0, 0, byte length, addr, data,
index, AXI4 PATH 1, axi4 tr if 1(index));
      do byte write(addr, data);
      if byte length > 1 then
        for j in 1 to byte length-1 loop
          get write addr data(write_trans, 0, j, byte_length, addr, data,
index, AXI4 PATH 1, axi4 tr if 1(index));
          do byte write(addr, data);
        end loop;
      end if:
      push transaction id(write trans, AXI4 QUEUE ID 2, index,
AXI4_PATH_1, axi4_tr_if 1(index));
    end loop;
    wait;
  end process;
  -- handle response : write response phase through path 2
  -- This method sends the write response phase
  process
    variable write trans: integer;
  begin
    loop
     pop transaction id(write trans, AXI4 QUEUE ID 2, index, AXI4 PATH 2,
axi4_tr_if 2(index));
     set wr resp valid delay(write trans, AXI4 PATH 2,
axi4 tr if 2(index));
     execute write response phase (write trans, index, AXI4 PATH 2,
axi4 tr if 2(index));
    end loop;
    wait;
  end process;
  -- process read : read address phase through path 3
  -- This process keep receiving read address phase and push the
transaction into queue through
  -- push transaction id API.
  process
    variable read trans: integer;
    wait on(AXI4 RESET 0 TO 1, index, AXI4 PATH 3, axi4 tr if 3(index));
    wait on(AXI4 CLOCK POSEDGE, index, AXI4 PATH 3, axi4 tr if 3(index));
      create slave transaction (read trans, index, AXI4 PATH 3,
axi4 tr if 3(index));
```

```
get read addr phase (read trans, index, AXI4 PATH 3,
axi4 tr if 3(index));
     push transaction id(read trans, AXI4 QUEUE ID 1, index, AXI4 PATH 3,
axi4 tr if 3(index));
    end loop;
    wait;
  end process;
  -- handle_read : read data and response through path 4
  -- This process reads data from memory and send read data/response
  process
    variable read trans: integer;
    variable byte length : integer;
    variable addr : std logic vector(AXI4 MAX BIT SIZE-1 downto 0);
    variable data : std logic vector(7 downto 0);
  begin
    loop
     pop transaction id(read trans, AXI4 QUEUE ID 1, index, AXI4 PATH 4,
axi4 tr if 4(index));
      set read data valid_delay(read_trans, AXI4_PATH_4,
axi4 tr if 4(index));
      get read addr(read trans, 0, 0, byte length, addr, index,
AXI4 PATH 4, axi4 tr if 4(index));
      do byte read(addr, data);
      set read data(read trans, 0, 0, byte length, addr, data, index,
AXI4 PATH 4, axi4 tr if \frac{1}{4} (index));
      if byte_length > 1 then
        for j in 1 to byte length-1 loop
           get read addr(read trans, 0, j, byte length, addr, index,
AXI4 PATH 4, axi4 tr if 4(index));
           do byte read(addr, data);
          set read data(read trans, 0, j, byte length, addr, data, index,
AXI4 PATH 4, axi4 tr if 4(index));
        end loop;
      end if:
      execute read data phase (read trans, index, AXI4 PATH 4,
axi4 tr if 4(index));
    end loop;
    wait;
  end process;
  -- handle write addr ready : write address ready through path 5
  -- This method assert/de-assert the write address channel ready signal.
  -- Assertion and de-assertion is done based on
m wr addr phase ready delay
  process
    variable tmp ready delay : integer;
    wait on(AXI4 RESET 0 TO 1, index, AXI4 PATH 5, axi4 tr if 5(index));
    wait on(AXI4 CLOCK POSEDGE, index, AXI4 PATH 5, axi4 tr if 5(index));
    loop
      wait until m wr addr phase ready delay > 0;
      tmp ready delay := m wr addr phase ready delay;
      execute write addr ready(0, 1, index, AXI4 PATH 5,
axi4 tr if 5(index));
      get write addr cycle(index, AXI4 PATH 5, axi4 tr if 5(index));
      if(tmp ready delay > 1) then
```

```
for i in 0 to tmp ready delay-2 loop
          wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 5,
axi4 tr if 5(index));
        end loop;
      end if;
      execute write addr ready(1, 1, index, AXI4 PATH 5,
axi4 tr if 5(index));
    end loop;
    wait:
  end process;
  -- handle read addr ready : read address ready through path 6
  -- This method assert/de-assert the write address channel ready signal.
  -- Assertion and de-assertion is done based on
m rd addr phase ready delay
  process
    variable tmp ready delay : integer;
    wait on(AXI4 RESET 0 TO 1, index, AXI4 PATH 6, axi4 tr if 6(index));
    wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 6, axi4 tr if 6(index));
    1000
      wait until m rd addr phase ready delay > 0;
      tmp ready delay := m rd addr phase ready delay;
      execute read addr ready(0, 1, index, AXI4 PATH 6,
axi4 tr if 6(index));
      get read addr cycle(index, AXI4 PATH 6, axi4 tr if 6(index));
      if(tmp ready delay > 1) then
        for i in 0 to tmp ready delay-2 loop
          wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 6,
axi4 tr if 6(index));
        end loop;
      end if;
      execute read addr ready(1, 1, index, AXI4 PATH 6,
axi4 tr if 6(index));
    end loop;
    wait:
  end process;
  -- handle write data ready : write data ready through path 7
  -- This method assert/de-assert the write data channel ready signal.
  -- Assertion and de-assertion is done based on
m wr data phase ready delay
  process
    variable tmp ready delay : integer;
    wait on (AXI4 RESET 0 TO 1, index, AXI4 PATH 7, axi4 tr if 7(index));
    wait on (AXI4 CLOCK POSEDGE, index, AXI4 PATH 7, axi4 tr if 7(index));
    loop
      wait until m wr data phase ready delay > 0;
      tmp ready delay := m wr data phase ready delay;
      execute write data ready(0, 1, index, AXI4 PATH 7,
axi4 tr if 7(index));
      qet write data cycle(index, AXI4 PATH 7, axi4 tr if 7(index));
      if(tmp ready delay > 1) then
        for i in 0 to tmp ready delay-2 loop
          wait on(AXI4 CLOCK_POSEDGE, index, AXI4_PATH_7,
axi4 tr if 7(index));
        end loop;
```

```
end if;
    execute_write_data_ready(1, 1, index, AXI4_PATH_7,
axi4_tr_if_7(index));
    end loop;
    wait;
    end process;
end slave_test_program_a;
```

## Third-party Software for Mentor Verification IP Altera Edition

This section provides information on open source and third-party software that may be included in the Mentor Verification IP Altera Edition software product.

This software application may include GNU GCC version 4.5.0 third-party software. GNU GCC version 4.5.0 is distributed under the terms of the GNU General Public License version 3.0 and is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the license for the specific language governing rights and limitations under the license. You can view a copy of the license at: <path to legal directory>/legal/gnu\_gpl\_3.0.pdf. Portions of this software may be subject to the GNU Free Documentation License version 1.2. You can view a copy of the GNU Free Documentation License version 1.2 at: <path to legal directory>/legal/gnu\_free\_doc\_1.2.pdf. Portions of this software may be subject to the Boost License version 1.0. You can view a copy of the Boost License v1.0 at: <path to legal directory>/legal/ boost\_1.0.pdf. To obtain a copy of the GNU GCC version 4.5.0 source code, send a request to request\_sourcecode@mentor.com. This offer shall only be available for three years from the date Mentor Graphics Corporation first distributed GNU GCC version 4.5.0 and valid for as long as Mentor Graphics offers customer support for this Mentor Graphics product. GNU GCC version 4.5.0 may be subject to the following copyrights:

#### © 1996-1999 Silicon Graphics Computer Systems, Inc.

Permission to use, copy, modify, distribute and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. Silicon Graphics makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

#### © 2004 Ami Tavory and Vladimir Dreizin, IBM-HRL.

Permission to use, copy, modify, sell, and distribute this software is hereby granted without fee, provided that the above copyright notice appears in all copies, and that both that copyright notice and this permission notice appear in supporting documentation. None of the above authors, nor IBM Haifa Research Laboratories, make any representation about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

#### © 1994 Hewlett-Packard Company

Permission to use, copy, modify, distribute and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. Hewlett-Packard Company makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

#### © 1992, 1993 The Regents of the University of California. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS `` AS IS' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)

HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

© 1992, 1993, 1994 Henry Spencer. All rights reserved.

This software is not subject to any license of the American Telephone and Telegraph Company or of the Regents of the University of California.

Permission is granted to anyone to use this software for any purpose on any computer system, and to alter it and redistribute it, subject to the following restrictions:

- 1. The author is not responsible for the consequences of use of this software, no matter how awful, even if they arise from flaws in it.
- 2. The origin of this software must not be misrepresented, either by explicit claim or by omission. Since few users ever read sources, credits must appear in the documentation.
- 3. Altered versions must be plainly marked as such, and must not be misrepresented as being the original software. Since few users ever read sources, credits must appear in the documentation.
- 4. This notice may not be removed or altered.

### **End-User License Agreement**

The latest version of the End-User License Agreement is available on-line at: www.mentor.com/eula

#### IMPORTANT INFORMATION

USE OF ALL SOFTWARE IS SUBJECT TO LICENSE RESTRICTIONS. CAREFULLY READ THIS LICENSE AGREEMENT BEFORE USING THE PRODUCTS. USE OF SOFTWARE INDICATES CUSTOMER'S COMPLETE AND UNCONDITIONAL ACCEPTANCE OF THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT. ANY ADDITIONAL OR DIFFERENT PURCHASE ORDER TERMS AND CONDITIONS SHALL NOT APPLY.

#### **END-USER LICENSE AGREEMENT ("Agreement")**

This is a legal agreement concerning the use of Software (as defined in Section 2) and hardware (collectively "Products") between the company acquiring the Products ("Customer"), and the Mentor Graphics entity that issued the corresponding quotation or, if no quotation was issued, the applicable local Mentor Graphics entity ("Mentor Graphics"). Except for license agreements related to the subject matter of this license agreement which are physically signed by Customer and an authorized representative of Mentor Graphics, this Agreement and the applicable quotation contain the parties' entire understanding relating to the subject matter and supersede all prior or contemporaneous agreements. If Customer does not agree to these terms and conditions, promptly return or, in the case of Software received electronically, certify destruction of Software and all accompanying items within five days after receipt of Software and receive a full refund of any license fee paid.

#### 1. ORDERS, FEES AND PAYMENT.

- 1.1. To the extent Customer (or if agreed by Mentor Graphics, Customer's appointed third party buying agent) places and Mentor Graphics accepts purchase orders pursuant to this Agreement ("Order(s)"), each Order will constitute a contract between Customer and Mentor Graphics, which shall be governed solely and exclusively by the terms and conditions of this Agreement, any applicable addenda and the applicable quotation, whether or not these documents are referenced on the Order. Any additional or conflicting terms and conditions appearing on an Order will not be effective unless agreed in writing by an authorized representative of Customer and Mentor Graphics.
- 1.2. Amounts invoiced will be paid, in the currency specified on the applicable invoice, within 30 days from the date of such invoice. Any past due invoices will be subject to the imposition of interest charges in the amount of one and one-half percent per month or the applicable legal rate currently in effect, whichever is lower. Prices do not include freight, insurance, customs duties, taxes or other similar charges, which Mentor Graphics will state separately in the applicable invoice(s). Unless timely provided with a valid certificate of exemption or other evidence that items are not taxable, Mentor Graphics will invoice Customer for all applicable taxes including, but not limited to, VAT, GST, sales tax and service tax. Customer will make all payments free and clear of, and without reduction for, any withholding or other taxes; any such taxes imposed on payments by Customer hereunder will be Customer's sole responsibility. If Customer appoints a third party to place purchase orders and/or make payments on Customer's behalf, Customer shall be liable for payment under Orders placed by such third party in the event of default.
- 1.3. All Products are delivered FCA factory (Incoterms 2000), freight prepaid and invoiced to Customer, except Software delivered electronically, which shall be deemed delivered when made available to Customer for download. Mentor Graphics retains a security interest in all Products delivered under this Agreement, to secure payment of the purchase price of such Products, and Customer agrees to sign any documents that Mentor Graphics determines to be necessary or convenient for use in filing or perfecting such security interest. Mentor Graphics' delivery of Software by electronic means is subject to Customer's provision of both a primary and an alternate e-mail address.
- GRANT OF LICENSE. The software installed, downloaded, or otherwise acquired by Customer under this Agreement, including any updates, modifications, revisions, copies, documentation and design data ("Software") are copyrighted, trade secret and confidential information of Mentor Graphics or its licensors, who maintain exclusive title to all Software and retain all rights not expressly granted by this Agreement. Mentor Graphics grants to Customer, subject to payment of applicable license fees, a nontransferable, nonexclusive license to use Software solely: (a) in machine-readable, object-code form (except as provided in Subsection 5.2); (b) for Customer's internal business purposes; (c) for the term of the license; and (d) on the computer hardware and at the site authorized by Mentor Graphics. A site is restricted to a one-half mile (800 meter) radius. Customer may have Software temporarily used by an employee for telecommuting purposes from locations other than a Customer office, such as the employee's residence, an airport or hotel, provided that such employee's primary place of employment is the site where the Software is authorized for use. Mentor Graphics' standard policies and programs, which vary depending on Software, license fees paid or services purchased, apply to the following: (a) relocation of Software; (b) use of Software, which may be limited, for example, to execution of a single session by a single user on the authorized hardware or for a restricted period of time (such limitations may be technically implemented through the use of authorization codes or similar devices); and (c) support services provided, including eligibility to receive telephone support, updates, modifications, and revisions. For the avoidance of doubt, if Customer requests any change or enhancement to Software, whether in the course of receiving support or consulting services, evaluating Software, performing beta testing or otherwise, any inventions, product

improvements, modifications or developments made by Mentor Graphics (at Mentor Graphics' sole discretion) will be the exclusive property of Mentor Graphics.

3. **ESC SOFTWARE.** If Customer purchases a license to use development or prototyping tools of Mentor Graphics' Embedded Software Channel ("ESC"), Mentor Graphics grants to Customer a nontransferable, nonexclusive license to reproduce and distribute executable files created using ESC compilers, including the ESC run-time libraries distributed with ESC C and C++ compiler Software that are linked into a composite program as an integral part of Customer's compiled computer program, provided that Customer distributes these files only in conjunction with Customer's compiled computer program. Mentor Graphics does NOT grant Customer any right to duplicate, incorporate or embed copies of Mentor Graphics' real-time operating systems or other embedded software products into Customer's products or applications without first signing or otherwise agreeing to a separate agreement with Mentor Graphics for such purpose.

#### 4. BETA CODE.

- 4.1. Portions or all of certain Software may contain code for experimental testing and evaluation ("Beta Code"), which may not be used without Mentor Graphics' explicit authorization. Upon Mentor Graphics' authorization, Mentor Graphics grants to Customer a temporary, nontransferable, nonexclusive license for experimental use to test and evaluate the Beta Code without charge for a limited period of time specified by Mentor Graphics. This grant and Customer's use of the Beta Code shall not be construed as marketing or offering to sell a license to the Beta Code, which Mentor Graphics may choose not to release commercially in any form.
- 4.2. If Mentor Graphics authorizes Customer to use the Beta Code, Customer agrees to evaluate and test the Beta Code under normal conditions as directed by Mentor Graphics. Customer will contact Mentor Graphics periodically during Customer's use of the Beta Code to discuss any malfunctions or suggested improvements. Upon completion of Customer's evaluation and testing, Customer will send to Mentor Graphics a written evaluation of the Beta Code, including its strengths, weaknesses and recommended improvements.
- 4.3. Customer agrees to maintain Beta Code in confidence and shall restrict access to the Beta Code, including the methods and concepts utilized therein, solely to those employees and Customer location(s) authorized by Mentor Graphics to perform beta testing. Customer agrees that any written evaluations and all inventions, product improvements, modifications or developments that Mentor Graphics conceived or made during or subsequent to this Agreement, including those based partly or wholly on Customer's feedback, will be the exclusive property of Mentor Graphics. Mentor Graphics will have exclusive rights, title and interest in all such property. The provisions of this Subsection 4.3 shall survive termination of this Agreement.

#### 5. **RESTRICTIONS ON USE.**

- 5.1. Customer may copy Software only as reasonably necessary to support the authorized use. Each copy must include all notices and legends embedded in Software and affixed to its medium and container as received from Mentor Graphics. All copies shall remain the property of Mentor Graphics or its licensors. Customer shall maintain a record of the number and primary location of all copies of Software, including copies merged with other software, and shall make those records available to Mentor Graphics upon request. Customer shall not make Products available in any form to any person other than Customer's employees and on-site contractors, excluding Mentor Graphics competitors, whose job performance requires access and who are under obligations of confidentiality. Customer shall take appropriate action to protect the confidentiality of Products and ensure that any person permitted access does not disclose or use it except as permitted by this Agreement. Customer shall give Mentor Graphics written notice of any unauthorized disclosure or use of the Products as soon as Customer learns or becomes aware of such unauthorized disclosure or use. Except as otherwise permitted for purposes of interoperability as specified by applicable and mandatory local law, Customer shall not reverse-assemble, reverse-compile, reverse-engineer or in any way derive any source code from Software. Log files, data files, rule files and script files generated by or for the Software (collectively "Files"), including without limitation files containing Standard Verification Rule Format ("SVRF") and Tcl Verification Format ("TVF") which are Mentor Graphics' proprietary syntaxes for expressing process rules, constitute or include confidential information of Mentor Graphics. Customer may share Files with third parties, excluding Mentor Graphics competitors, provided that the confidentiality of such Files is protected by written agreement at least as well as Customer protects other information of a similar nature or importance, but in any case with at least reasonable care. Customer may use Files containing SVRF or TVF only with Mentor Graphics products. Under no circumstances shall Customer use Software or Files or allow their use for the purpose of developing, enhancing or marketing any product that is in any way competitive with Software, or disclose to any third party the results of, or information pertaining to, any benchmark.
- 5.2. If any Software or portions thereof are provided in source code form, Customer will use the source code only to correct software errors and enhance or modify the Software for the authorized use. Customer shall not disclose or permit disclosure of source code, in whole or in part, including any of its methods or concepts, to anyone except Customer's employees or contractors, excluding Mentor Graphics competitors, with a need to know. Customer shall not copy or compile source code in any manner except to support this authorized use.
- 5.3. Customer may not assign this Agreement or the rights and duties under it, or relocate, sublicense or otherwise transfer the Products, whether by operation of law or otherwise ("Attempted Transfer"), without Mentor Graphics' prior written consent and payment of Mentor Graphics' then-current applicable relocation and/or transfer fees. Any Attempted Transfer without Mentor Graphics' prior written consent shall be a material breach of this Agreement and may, at Mentor Graphics' option, result in the immediate termination of the Agreement and/or the licenses granted under this Agreement. The terms of this Agreement, including without limitation the licensing and assignment provisions, shall be binding upon Customer's permitted successors in interest and assigns.

- 5.4. The provisions of this Section 5 shall survive the termination of this Agreement.
- 6. **SUPPORT SERVICES.** To the extent Customer purchases support services, Mentor Graphics will provide Customer updates and technical support for the Products, at the Customer site(s) for which support is purchased, in accordance with Mentor Graphics' then current End-User Support Terms located at <a href="http://supportnet.mentor.com/about/legal/">http://supportnet.mentor.com/about/legal/</a>.
- 7. **AUTOMATIC CHECK FOR UPDATES; PRIVACY.** Technological measures in Software may communicate with servers of Mentor Graphics or its contractors for the purpose of checking for and notifying the user of updates and to ensure that the Software in use is licensed in compliance with this Agreement. Mentor Graphics will not collect any personally identifiable data in this process and will not disclose any data collected to any third party without the prior written consent of Customer, except to Mentor Graphics' outside attorneys or as may be required by a court of competent jurisdiction.

#### 8. LIMITED WARRANTY.

- 8.1. Mentor Graphics warrants that during the warranty period its standard, generally supported Products, when properly installed, will substantially conform to the functional specifications set forth in the applicable user manual. Mentor Graphics does not warrant that Products will meet Customer's requirements or that operation of Products will be uninterrupted or error free. The warranty period is 90 days starting on the 15th day after delivery or upon installation, whichever first occurs. Customer must notify Mentor Graphics in writing of any nonconformity within the warranty period. For the avoidance of doubt, this warranty applies only to the initial shipment of Software under an Order and does not renew or reset, for example, with the delivery of (a) Software updates or (b) authorization codes or alternate Software under a transaction involving Software re-mix. This warranty shall not be valid if Products have been subject to misuse, unauthorized modification or improper installation. MENTOR GRAPHICS' ENTIRE LIABILITY AND CUSTOMER'S EXCLUSIVE REMEDY SHALL BE, AT MENTOR GRAPHICS' OPTION, EITHER (A) REFUND OF THE PRICE PAID UPON RETURN OF THE PRODUCTS TO MENTOR GRAPHICS OR (B) MODIFICATION OR REPLACEMENT OF THE PRODUCTS THAT DO NOT MEET THIS LIMITED WARRANTY, PROVIDED CUSTOMER HAS OTHERWISE COMPLIED WITH THIS AGREEMENT. MENTOR GRAPHICS MAKES NO WARRANTIES WITH RESPECT TO: (A) SERVICES; (B) PRODUCTS PROVIDED AT NO CHARGE; OR (C) BETA CODE; ALL OF WHICH ARE PROVIDED "AS IS."
- 8.2. THE WARRANTIES SET FORTH IN THIS SECTION 8 ARE EXCLUSIVE. NEITHER MENTOR GRAPHICS NOR ITS LICENSORS MAKE ANY OTHER WARRANTIES EXPRESS, IMPLIED OR STATUTORY, WITH RESPECT TO PRODUCTS PROVIDED UNDER THIS AGREEMENT. MENTOR GRAPHICS AND ITS LICENSORS SPECIFICALLY DISCLAIM ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY.
- 9. **LIMITATION OF LIABILITY.** EXCEPT WHERE THIS EXCLUSION OR RESTRICTION OF LIABILITY WOULD BE VOID OR INEFFECTIVE UNDER APPLICABLE LAW, IN NO EVENT SHALL MENTOR GRAPHICS OR ITS LICENSORS BE LIABLE FOR INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING LOST PROFITS OR SAVINGS) WHETHER BASED ON CONTRACT, TORT OR ANY OTHER LEGAL THEORY, EVEN IF MENTOR GRAPHICS OR ITS LICENSORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN NO EVENT SHALL MENTOR GRAPHICS' OR ITS LICENSORS' LIABILITY UNDER THIS AGREEMENT EXCEED THE AMOUNT RECEIVED FROM CUSTOMER FOR THE HARDWARE, SOFTWARE LICENSE OR SERVICE GIVING RISE TO THE CLAIM. IN THE CASE WHERE NO AMOUNT WAS PAID, MENTOR GRAPHICS AND ITS LICENSORS SHALL HAVE NO LIABILITY FOR ANY DAMAGES WHATSOEVER. THE PROVISIONS OF THIS SECTION 9 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.
- 10. HAZARDOUS APPLICATIONS. CUSTOMER ACKNOWLEDGES IT IS SOLELY RESPONSIBLE FOR TESTING ITS PRODUCTS USED IN APPLICATIONS WHERE THE FAILURE OR INACCURACY OF ITS PRODUCTS MIGHT RESULT IN DEATH OR PERSONAL INJURY ("HAZARDOUS APPLICATIONS"). NEITHER MENTOR GRAPHICS NOR ITS LICENSORS SHALL BE LIABLE FOR ANY DAMAGES RESULTING FROM OR IN CONNECTION WITH THE USE OF MENTOR GRAPHICS PRODUCTS IN OR FOR HAZARDOUS APPLICATIONS. THE PROVISIONS OF THIS SECTION 10 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.
- 11. **INDEMNIFICATION.** CUSTOMER AGREES TO INDEMNIFY AND HOLD HARMLESS MENTOR GRAPHICS AND ITS LICENSORS FROM ANY CLAIMS, LOSS, COST, DAMAGE, EXPENSE OR LIABILITY, INCLUDING ATTORNEYS' FEES, ARISING OUT OF OR IN CONNECTION WITH THE USE OF PRODUCTS AS DESCRIBED IN SECTION 10. THE PROVISIONS OF THIS SECTION 11 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.

#### 12. INFRINGEMENT.

12.1. Mentor Graphics will defend or settle, at its option and expense, any action brought against Customer in the United States, Canada, Japan, or member state of the European Union which alleges that any standard, generally supported Product acquired by Customer hereunder infringes a patent or copyright or misappropriates a trade secret in such jurisdiction. Mentor Graphics will pay costs and damages finally awarded against Customer that are attributable to the action. Customer understands and agrees that as conditions to Mentor Graphics' obligations under this section Customer must: (a) notify Mentor Graphics promptly in writing of the action; (b) provide Mentor Graphics all reasonable information and assistance to settle or defend the action; and (c) grant Mentor Graphics sole authority and control of the defense or settlement of the action.

- 12.2. If a claim is made under Subsection 12.1 Mentor Graphics may, at its option and expense, (a) replace or modify the Product so that it becomes noninfringing; (b) procure for Customer the right to continue using the Product; or (c) require the return of the Product and refund to Customer any purchase price or license fee paid, less a reasonable allowance for use.
- 12.3. Mentor Graphics has no liability to Customer if the action is based upon: (a) the combination of Software or hardware with any product not furnished by Mentor Graphics; (b) the modification of the Product other than by Mentor Graphics; (c) the use of other than a current unaltered release of Software; (d) the use of the Product as part of an infringing process; (e) a product that Customer makes, uses, or sells; (f) any Beta Code or Product provided at no charge; (g) any software provided by Mentor Graphics' licensors who do not provide such indemnification to Mentor Graphics' customers; or (h) infringement by Customer that is deemed willful. In the case of (h), Customer shall reimburse Mentor Graphics for its reasonable attorney fees and other costs related to the action.
- 12.4. THIS SECTION 12 IS SUBJECT TO SECTION 9 ABOVE AND STATES THE ENTIRE LIABILITY OF MENTOR GRAPHICS AND ITS LICENSORS FOR DEFENSE, SETTLEMENT AND DAMAGES, AND CUSTOMER'S SOLE AND EXCLUSIVE REMEDY, WITH RESPECT TO ANY ALLEGED PATENT OR COPYRIGHT INFRINGEMENT OR TRADE SECRET MISAPPROPRIATION BY ANY PRODUCT PROVIDED UNDER THIS AGREEMENT.
- 13. **TERMINATION AND EFFECT OF TERMINATION.** If a Software license was provided for limited term use, such license will automatically terminate at the end of the authorized term.
  - 13.1. Mentor Graphics may terminate this Agreement and/or any license granted under this Agreement immediately upon written notice if Customer: (a) exceeds the scope of the license or otherwise fails to comply with the licensing or confidentiality provisions of this Agreement, or (b) becomes insolvent, files a bankruptcy petition, institutes proceedings for liquidation or winding up or enters into an agreement to assign its assets for the benefit of creditors. For any other material breach of any provision of this Agreement, Mentor Graphics may terminate this Agreement and/or any license granted under this Agreement upon 30 days written notice if Customer fails to cure the breach within the 30 day notice period. Termination of this Agreement or any license granted hereunder will not affect Customer's obligation to pay for Products shipped or licenses granted prior to the termination, which amounts shall be payable immediately upon the date of termination.
  - 13.2. Upon termination of this Agreement, the rights and obligations of the parties shall cease except as expressly set forth in this Agreement. Upon termination, Customer shall ensure that all use of the affected Products ceases, and shall return hardware and either return to Mentor Graphics or destroy Software in Customer's possession, including all copies and documentation, and certify in writing to Mentor Graphics within ten business days of the termination date that Customer no longer possesses any of the affected Products or copies of Software in any form.
- 14. **EXPORT.** The Products provided hereunder are subject to regulation by local laws and United States government agencies, which prohibit export or diversion of certain products and information about the products to certain countries and certain persons. Customer agrees that it will not export Products in any manner without first obtaining all necessary approval from appropriate local and United States government agencies.
- 15. **U.S. GOVERNMENT LICENSE RIGHTS.** Software was developed entirely at private expense. All Software is commercial computer software within the meaning of the applicable acquisition regulations. Accordingly, pursuant to US FAR 48 CFR 12.212 and DFAR 48 CFR 227.7202, use, duplication and disclosure of the Software by or for the U.S. Government or a U.S. Government subcontractor is subject solely to the terms and conditions set forth in this Agreement, except for provisions which are contrary to applicable mandatory federal laws.
- 16. **THIRD PARTY BENEFICIARY.** Mentor Graphics Corporation, Mentor Graphics (Ireland) Limited, Microsoft Corporation and other licensors may be third party beneficiaries of this Agreement with the right to enforce the obligations set forth herein.
- 17. **REVIEW OF LICENSE USAGE.** Customer will monitor the access to and use of Software. With prior written notice and during Customer's normal business hours, Mentor Graphics may engage an internationally recognized accounting firm to review Customer's software monitoring system and records deemed relevant by the internationally recognized accounting firm to confirm Customer's compliance with the terms of this Agreement or U.S. or other local export laws. Such review may include FLEXIm or FLEXnet (or successor product) report log files that Customer shall capture and provide at Mentor Graphics' request. Customer shall make records available in electronic format and shall fully cooperate with data gathering to support the license review. Mentor Graphics shall bear the expense of any such review unless a material non-compliance is revealed. Mentor Graphics shall treat as confidential information all information gained as a result of any request or review and shall only use or disclose such information as required by law or to enforce its rights under this Agreement. The provisions of this Section 17 shall survive the termination of this Agreement.
- 18. **CONTROLLING LAW, JURISDICTION AND DISPUTE RESOLUTION.** The owners of certain Mentor Graphics intellectual property licensed under this Agreement are located in Ireland and the United States. To promote consistency around the world, disputes shall be resolved as follows: excluding conflict of laws rules, this Agreement shall be governed by and construed under the laws of the State of Oregon, USA, if Customer is located in North or South America, and the laws of Ireland if Customer is located outside of North or South America. All disputes arising out of or in relation to this Agreement shall be submitted to the exclusive jurisdiction of the courts of Portland, Oregon when the laws of Oregon apply, or Dublin, Ireland when the laws of Ireland apply. Notwithstanding the foregoing, all disputes in Asia arising out of or in relation to this Agreement shall be resolved by arbitration in Singapore before a single arbitrator to be appointed by the chairman of the Singapore International Arbitration Centre ("SIAC") to be conducted in the English language, in accordance with the Arbitration Rules of the SIAC in effect at the time of the dispute, which rules are deemed to be incorporated by reference in this section. This section shall not

- restrict Mentor Graphics' right to bring an action against Customer in the jurisdiction where Customer's place of business is located. The United Nations Convention on Contracts for the International Sale of Goods does not apply to this Agreement.
- 19. **SEVERABILITY.** If any provision of this Agreement is held by a court of competent jurisdiction to be void, invalid, unenforceable or illegal, such provision shall be severed from this Agreement and the remaining provisions will remain in full force and effect.
- 20. **MISCELLANEOUS.** This Agreement contains the parties' entire understanding relating to its subject matter and supersedes all prior or contemporaneous agreements, including but not limited to any purchase order terms and conditions. Some Software may contain code distributed under a third party license agreement that may provide additional rights to Customer. Please see the applicable Software documentation for details. This Agreement may only be modified in writing by authorized representatives of the parties. Waiver of terms or excuse of breach must be in writing and shall not constitute subsequent consent, waiver or excuse.

Rev. 100615, Part No. 246066