## Assignment\_2.1

## Steps: -

- 1) Create a tcl script named Ass2.1.tcl
- 2) Display on the screen the following message
  - "\*\*\*\*Writing Verilog Block Interface\*\*\*\*"
- 3) Create a variable named **modname** with value of "Up\_Dn\_Counter".
- 4) Create a list named in\_ports contains the following elements
  - IN
  - Load
  - Up
  - Down
  - CLK
- 5) Create a list named in\_ports\_width contains the following elements
  - 4
  - 1
  - 1
  - 1
  - 1

- 6) Create a list named out\_ports contains the following elements
  - High
  - Counter
  - Low
- 7) Create a list named **out\_ports\_width** contains the following elements
  - 1
  - 4
  - 1

The target of this Assignment to write the Verilog block interface based on the information in the above variables, noted that The port at a position in <a href="mailto:in\_ports">in\_ports</a> list has its width in the same position in <a href="mailto:in\_ports\_width">in\_ports\_width</a> and the same for out\_ports.

## It is the expected output

```
module Up Dn Counter (
input [3:0]
              IN,
input
               Load,
input
               Up,
input
               Down,
input
               CLK,
output
               High,
output [3:0]
               Counter,
output
               Low
);
```