

File

Edit

Flow

Tools

Reports

Window

Layout

View

Help

Quick Access

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

BLOCK DESIGN - ku115

Sources

Design Sources (2)

cl\_wrapper (cl\_wrapper.v)

ku115 (ku115.bd)

Constraints

Simulation Sources (2)

sim\_1 (2)

Hierarchy

IP Sources

Libraries

Compile

Source File Properties

ku115.bd

Enabled

Location: /home/hardik/workspace/vivado\_project

Type: Block Designs

Part: xcku115-flvb2104-2-e

Size: 62.2 KB

Modified: Today at 10:10:08 AM

General

Properties

Diagram

Address Editor

default\_300mhz\_clk1

pcie\_refclk

util\_ds\_buf

CLK\_IN\_D

Utility Buffer

xdma\_0

M\_AXI

M\_AXI\_LITE

pcie\_mgt

pcie3\_us\_int\_shared\_logic

DMA/Bridge Subsystem for PCI Express (Pcie)

xdma\_0\_axi\_periph

500\_AXI

M00\_AXI

AXI Interconnect

cl\_wrapper\_0

pci\_c0\_ctrl

pci\_c0\_data

RTL

cl\_wrapper\_v1\_0

500\_AXI

501\_AXI

502\_AXI

503\_AXI

504\_AXI

505\_AXI

M00\_AXI

M01\_AXI

AXI SmartConnect

axi\_smc

ddr4\_0

C0\_SYS\_CLK

C0\_DDR4\_S\_AXI

DDR4 SDRAM (MIG)

ddr4\_sdram\_c1

pci\_express\_xb

Tcl Console

Messages

Log

Reports

Design Runs

make\_wrapper -files [get\_files /home/hardik/workspace/vivado\_projects/dnnweaver-v2.0/dnnweaver-v2.0.srcs/sources\_1/bd/ku115/ku115.bd] -top

INFO: [Common 17-365] Interrupt caught but 'make\_wrapper' cannot be canceled. Please wait for command to finish.

xit::source\_ipfile: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 8418.031 ; gain = 0.438 ; free physical = 11283 ; free virtual = 59582

Wrote : </home/hardik/workspace/vivado\_projects/dnnweaver-v2.0/dnnweaver-v2.0.srcs/sources\_1/bd/ku115/ku115.bd>

VHDL Output written to : /home/hardik/workspace/vivado\_projects/dnnweaver-v2.0/dnnweaver-v2.0.srcs/sources\_1/bd/ku115/synth/ku115.v

VHDL Output written to : /home/hardik/workspace/vivado\_projects/dnnweaver-v2.0/dnnweaver-v2.0.srcs/sources\_1/bd/ku115/sim/ku115.v

VHDL Output written to : /home/hardik/workspace/vivado\_projects/dnnweaver-v2.0/dnnweaver-v2.0.srcs/sources\_1/bd/ku115/hdl/ku115\_wrapper.v

make\_wrapper: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 8447.188 ; gain = 29.594 ; free physical = 11254 ; free virtual = 59574

INFO: [Common 17-681] Processing pending cancel.

Type a Tcl command here

Generate HDL wrapper file and copy into project