

 Settings

Add Sources

## Language Templates

Create Block Design

### Open Block Design

Generate Block Des

## RTL ANALYSIS

Open Elaborate

## SYNTHESIS

➤ Run Synthesis

Open Synthesized Design

## IMPLEMENTATION

➤ Run Implementation

- Open Implemented Design

## ▼ PROGRAM AND DEBUG

Generate Bitstream

- Open Hardware Manager

Diagram x Address Editor x

★ Designer Assistance available. [Run Connection Automation](#)

## Run Connection Automation

Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.

### Description

Connect Slave interface (/cl\_wrapper\_0/pcl\_cl\_ctrl) to a selected Master address space.

### Options

Master /xdma 0/M AXI LITE

Bridge IP New AXI Interconnect

Clock source for driving Interconnect IP Auto

Clock source for Master interface	/xdma_0/axi_aclk (250 MHz)
-----------------------------------	----------------------------

Clock source for Slave interface Auto

### Block Interface Properties

pci cl ctrl

Name: pci\_cl\_ctrl

Mode: SLAVE

Connection      Unconnected

Associated clock:

General Properties

Tcl Console x Messages

```
INFO: [board_rule 100-100] set_property CONFIG.DIFF_CLK_IN_BOARD_INTERFACE pcie_refclk [get_bd_cells /util_ds_buf]
INFO: [board_rule 100-100] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 pcie_refclk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /pcie_refclk
INFO: [board_rule 100-100] connect_bd_intf_net /pcie_refclk /util_ds_buf/CLK_IN_D
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /pcie_refclk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /pcie_refclk
INFO: apply_bd_automation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 7500.445 ; gain = 0.000 ; free physical = 11849 ; free virtual = 60146
INFO:
INFO: set_property -dict [list CONFIG.axilite_master_en {true} CONFIG.pfo_msix_cap_table_bir {BAR_1} CONFIG.pfo_msix_cap_pba_bir {BAR_1}] [get_bd_cells xdma_0]
INFO: endgroup
```

Type a Tcl command here

Block Interface: pci\_cl\_ctrl

