
IN THE NAME OF GOD

Architecture Lab Description, Session #1

Session Abstract


- Introduction to course
- Implementing Instruction Fetch Pipe Stage
- Testing it

MIPS Datapath



3


Instruction Fetch Pipeline




4


Fetch Pipe I/O

- Inputs:
 - PCSrc
 - Mux-1, From Memory Stage
- Outputs
 - Adder Output
 - Instruction




Module: Instruction Memory





Module: 2 to 1, 32 bit Multiplexer



9