INTRODUCTION TO VERILOG

LAB # 06



Fall 2023

CSE-304L Computer Organization and Architecture Lab

Submitted by: Ali Asghar

Registration No.: 21PWCSE2059

Class Section: C

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Submitted to:

Dr. Bilal Habib

Date:

9th November 2023


Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

ASSESSMENT RUBRICS COA LABS

LAB REPORT ASSESSMENT				
Criteria	Excellent	Average	Nill	Marks Obtained
1. Objectives of Lab	All objectives of lab are properly covered [Marks 10]	Objectives of lab are partially covered [Marks 5]	Objectives of lab are not shown [Marks 0]	
2. MIPS instructions with Comments and proper indentations.	All the instructions are well written with comments explaining the code and properly indented [Marks 20]	Some instructions are missing are poorly commented code [Marks 10]	The instructions are not properly written [Marks 0]	
3. Simulation run without error and warnings	The code is running in the simulator without any error and warnings [Marks 10]	The code is running but with some warnings or errors. [Marks 5]	The code is written but not running due to errors [Marks 0]	
4. Procedure	All the instructions are written with proper procedure [Marks 20]	Some steps are missing [Marks 10]	steps are totally missing [Marks 0]	
5. OUTPUT	Proper output of the code written in assembly [Marks 20]	Some of the outputs are missing [Marks 10]	No or wrong output [Marks 0]	
6. Conclusion	Conclusion about the lab is shown and written [Marks 20]	Conclusion about the lab is partially shown [Marks 10]	Conclusion about the lab is not shown[Marks0]	
7. Cheating			Any kind of cheating will lead to 0 Marks	
Total Marks Obtained:				
Instructor Signature:				

Task 1:Implement half adder in Verilog using gate level modeling.

Block and circuit diagram of half adder



Code:

DUT Code:

```
## Abit_adder.v | half_adder.v | module half_adder(A,B,S,C);


input A,B;
output C,S;
and a(C, A,B);
xor x(S, A,B);

endmodule
```


Test bench Code:

```
4bit_adder.v 🗵 📙 half_adder.v 🗵 📙 test_bench_HA.v 🗵
      module tb HA();
 1
 2
          wire C, S;
 3
          reg A, B;
          half adder my half adder (A, B, C, S);
 4
 5
 6
   ⊟initial begin
 7
          A = 0;
          B = 0;
9
          #10;
10
11
          A = 0;
12
          B = 1;
13
          #10;
14
15
          A = 1;
16
          B = 0;
17
          #10;
18
19
          A = 1;
20
          B = 1;
21
          #10;
          end
23
    endmodule
```

Output:



Task 2: Implement full adder using two half adder. (use the above half adder to create full adder)



Code:

DUT Code:


```
📑 half_adder.v 🗵 📙 test_bench_HA.v 🗵 님 full_adder.v 🗵
4bit_adder.v
      module full adder(A,B,Cin,S,Cout);
 1
 2
 3
           input A,B,Cin;
           output S,Cout;
 4
 5
          wire sum1, carry1, carry2;
 6
 7
          half adder hal (A, B, sum1, carry1);
 8
          half adder ha2(Cin, sum1, S, carry2);
           or o(Cout, carry1,carry2);
 9
10
      endmodule
11
12
```

Test bench Code:


```
] 4bit_adder.v 🗵 블 half_adder.v 🗵 💾 test_bench_HA.v 🗵 🔡 full_adder.v 🗵 🛗 test_bench_FA.v 🗵
      module tb FA();
 2
 3
      wire C, S;
 4
       reg A, B , Cin;
 5
       full_adder my_full_adder(A, B, Cin, S , C);
 6
 7
     □initial begin
 8
           A = 0;
 9
           B = 0;
10
11
           Cin = 0;
12
           #10;
13
14
           A = 0;
15
           B = 0;
           Cin = 1;
16
17
           #10;
18
19
           A = 0;
20
           B = 1;
21
           Cin = 0;
           #10;
22
```

```
4bit_adder.v 🗵 🔚 half_adder.v 🗵 🔚 test_bench_HA.v 🗵 🔚 full_adder.v 🗵 💾 test_bench_FA.v 🗵
23
24
           A = 0;
           B = 1;
25
26
           Cin = 1;
27
           #10;
28
           A = 1;
29
30
           B = 0;
31
           Cin = 0;
32
           #10;
33
34
           A = 1;
35
           B = 0;
           Cin = 1;
36
37
           #10;
38
39
           A = 1;
40
           B = 1;
           Cin = 0;
41
           #10;
42
43
           A = 1;
44
           B = 1;
45
           Cin = 1;
46
47
           #10;
48
           end
49
50
      endmodule
51
```

Output:



Task 3:Write a Verilog code for 4 bit ripple carry adder.



4-bit Ripple Carry Adder

Code:

DUT Code:


```
half_adder.v 🗵 📙 test_bench_HA.v 🗵 📙 full_adder.v 🗵 📙 test_bench_FA.v 🗵 👑 4bit_adder.v 🗵 🛗 test_bench_four_bit_adder.v 🗵
     module four bit adder(in1, in2, Cin, S, Cout);
 1
 2
 3
          //input A0, A1, A2, A3, B0, B1, B2, B3, Cin;
          input [3:0] in1, in2;
 4
 5
          input Cin;
          output [3:0] S;
 6
 7
          output Cout;
          wire carry1, carry2, carry3;
9
10
          full adder f1(in1[0], in2[0], Cin, S[0], carry1);
11
          full adder f2(in1[1], in2[1], carry1, S[1], carry2);
          full_adder f3(in1[2], in2[2], carry2, S[2], carry3);
12
13
          full adder f4(in1[3], in2[3], carry3, S[3], Cout);
14
15
16
      endmodule
```

Test bench Code:

```
nalf_adder.v 🗵 🔚 test_bench_HA.v 🗵 🔚 full_adder.v 🗵 🔚 test_bench_FA.v 🗵 🔚 4bit_adder.v 🗵 🛗 test_bench_four_bit_adder.v 🗵
      module tb four bit adder();
 2
           reg [3:0] in1, in2;
 3
           wire [3:0] S;
 4
           reg Cin;
 5
           wire Cout;
 6
 7
           four bit adder my four bit adder (in1, in2, Cin, S, Cout);
 8
 9
10
    □initial begin
11
           in1 = 4'hA;
12
           in2 = 4'hB;
13
           Cin = 0;
14
           #10;
15
16
           in1 = 4'hA;
17
           in2 = 4'hB;
18
           Cin = 1;
19
           #10;
20
21
           in1 = 4'hC;
22
           in2 = 4'hD;
23
           Cin = 0;
```

```
23
          Cin = 0;
24
          #10;
25
          in1 = 4'hA;
26
27
          in2 = 4'hC;
28
          Cin = 0;
29
          #10;
30
          end
31
32
      endmodule
```

Output:



Conclusion:

In this lab, I learned about the basics of Verilog (Hardware Descriptive Language) in using ModelSim.