

# **COUNTERS IN VERILOG**

**LAB # 10**



**Fall 2023**

**CSE-304L Computer Organization and Architecture Lab**

Submitted by: **Ali Asghar**

Registration No.: **21PWCSE2059**

Class Section: **C**

“On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

Submitted to:

**Dr. Bilal Habib**

Date:

**30<sup>th</sup> December 2023**

**Department of Computer Systems Engineering**  
**University of Engineering and Technology, Peshawar**

---

## ASSESSMENT RUBRICS COA LABS

---

LAB REPORT ASSESSMENT				
Criteria	Excellent	Average	Nil	Marks Obtained
<b>1. Objectives of Lab</b>	All objectives of lab are properly covered [Marks 10]	Objectives of lab are partially covered [Marks 5]	Objectives of lab are not shown [Marks 0]	
<b>2. MIPS instructions with Comments and proper indentations.</b>	All the instructions are well written with comments explaining the code and properly indented [Marks 20]	Some instructions are missing are poorly commented code [Marks 10]	The instructions are not properly written [Marks 0]	
<b>3. Simulation run without error and warnings</b>	The code is running in the simulator without any error and warnings [Marks 10]	The code is running but with some warnings or errors. [Marks 5]	The code is written but not running due to errors [Marks 0]	
<b>4. Procedure</b>	All the instructions are written with proper procedure [Marks 20]	Some steps are missing [Marks 10]	steps are totally missing [Marks 0]	
<b>5. OUTPUT</b>	Proper output of the code written in assembly [Marks 20]	Some of the outputs are missing [Marks 10]	No or wrong output [Marks 0]	
<b>6. Conclusion</b>	Conclusion about the lab is shown and written [Marks 20]	Conclusion about the lab is partially shown [Marks 10]	Conclusion about the lab is not shown[Marks0]	
<b>7. Cheating</b>			Any kind of cheating will lead to 0 Marks	
<p style="text-align: center;">Total Marks Obtained: _____</p> <p style="text-align: center;">Instructor Signature: _____</p>				

### Task 1:

Write a Verilog code to implement 4 BIT counter.

### Code:

#### DUT Code:

```
1  module four_bit_counter_behaviour(rst, Clk, out);
2
3      input rst;
4      input Clk;
5
6      output reg [3:0]out;
7
8
9      always@(negedge Clk)
10
11         if (rst)
12             out <= 1'b0;
13
14         else
15             out <= out + 1;
16
17
18     endmodule
```

#### Test bench Code:


```
1  module tb_four_bit_counter_behaviour();
2
3      reg rst;
4      reg Clk;
5
6      wire [3:0]out;
7
8      four_bit_counter_behaviour my_four_bit_counter_behaviour(.rst(rst), .Clk(Clk), .out(out))
9
10     // Clock generation
11     always #5 Clk = ~Clk;
12
13     initial begin
14
15         rst = 1;
16         Clk = 1;
17         #10
18
19         rst = 0;
20         //Clk = 0;
21         #10
22     end
```

```

22
23     rst = 0;
24     //Clk = 1;
25     #10
26
27     rst = 0;
28     //Clk = 0;
29     #10
30
31     rst = 1;
32     //Clk = 1;
33     #10
34
35     rst = 0;
36
37     end
38
39
40 endmodule

```

**Output:**



## Task 2:

Write a Verilog code to implement 8 BIT counter.

**Code:**

**DUT Code:**

```


1  module eight_bit_counter_behaviour(rst, Clk, out);
2
3      input rst;
4      input Clk;
5
6      output reg [7:0]out;
7
8
9      always@ (negedge Clk)
10
11     if (rst)
12         out <= 1'b0;
13
14     else
15         out <= out + 1;
16
17
18 endmodule

```

## Test bench Code:




```
1  module tb_eight_bit_counter_behaviour();
2
3      reg rst;
4      reg Clk;
5
6      wire [7:0]out;
7
8      eight_bit_counter_behaviour my_eight_bit_counter_behaviour(.rst(rst), .Clk(Clk), .out(out));
9
10     // Clock generation
11     always #5 Clk = ~Clk;
12
13     initial begin
14
15         rst = 1;
16         Clk = 1;
17         #10
18
19         rst = 0;
20         //Clk = 0;
21         #10
22
23         rst = 0;
24         //Clk = 1;
25         #10
26
27         rst = 0;
28         //Clk = 0;
29         #10
30
31         rst = 1;
32         //Clk = 1;
33         #10
34
35         rst = 0;
36
37     end
38 endmodule
39
```

## Output:



### Task 3:

Implement 4 BIT Uncontrolled Asynchronous UP COUNTER in Verilog using T FLIP FLOP:



Code:

DUT Code:

```
1 module task3(rst, Clk, out, QBar);
2
3     input rst;
4     input Clk;
5
6     output [3:0]out;
7     output [3:0]QBar;
8
9
10    U_T_FF f1(rst, Clk, out[0], QBar[0]);
11    U_T_FF f2(rst, out[0], out[1], QBar[1]);
12    U_T_FF f3(rst, out[1], out[2], QBar[2]);
13    U_T_FF f4(rst, out[2], out[3], QBar[3]);
14
15    //U_T_FF f4(rst, n[2], n[3]);
16    //U_T_FF f3(rst, n[1], n[2]);
17    //U_T_FF f2(rst, n[0], n[1]);
18    //U_T_FF f1(rst, Clk, n[0]);
19
20    //assign out = n;
21
22 endmodule
```

```

1  module U_T_FF(rst, Clk, Q, QBar);
2
3      input rst;
4      input Clk;
5
6      output Q;
7      output QBar;
8
9      wire n1;
10
11     not n(n1, Q);
12     D_FF my_D_FF(n1, rst, Clk, Q, QBar);
13
14 endmodule

```

```


2
3     input D;
4     input Clk;
5     input rst;
6     output reg Q = 0;
7     output reg QBar = 1;
8
9
10    always@(posedge Clk)
11
12        if (rst) begin
13            Q <= 1'b0;
14            QBar <= 1'b1;
15        end
16
17        else begin
18            Q <= D;
19            QBar <= ~D;
20        end
21    endmodule
22

```

## Test bench Code:



```
1 module tb_task3();
2
3     reg rst;
4     reg Clk;
5     wire [3:0]out;
6     wire [3:0]QBar;
7     task3 my_task3(.rst(rst), .Clk(Clk), .out(out), .QBar(QBar));
8
9     always #5 Clk = ~Clk;
10
11     initial begin
12         rst = 0;
13         Clk = 1;
14         #10
15
16         rst = 1;
17         #30
18
19         rst = 0;
20     end
21
22 endmodule
```

## Output:



## Task 4:

Implement 4 BIT Controlled Asynchronous UP COUNTER in Verilog using T FLIP FLOP:





**Code:**

**DUT Code:**


```
1  module task4(T, rst, Clk, out, QBar);
2
3      input rst;
4      input Clk;
5      input T;
6
7      output [3:0]out;
8      output [3:0]QBar;
9
10
11     C_T_FF f1(T, rst, Clk, out[0], QBar[0]);
12     C_T_FF f2(T, rst, out[0], out[1], QBar[1]);
13     C_T_FF f3(T, rst, out[1], out[2], QBar[2]);
14     C_T_FF f4(T, rst, out[2], out[3], QBar[3]);
15
16 endmodule
17
```

```
1  module C_T_FF(T, rst, Clk, Q, QBar);
2
3      input rst;
4      input Clk;
5      input T;
6      output Q;
7      output QBar;
8
9      wire n1;
10
11      xor n(n1, Q, T);
12      D_FF my_D_FF(n1, rst, Clk, Q, QBar);
13
14 endmodule
15
```

## Test bench Code:

```
1  module tb_task4();
2      reg rst, Clk, T;
3      wire [3:0]out;
4      wire [3:0]QBar;
5      task4 my_task4(.T(T), .rst(rst), .Clk(Clk), .out(out), .QBar(QBar));
6
7      always #5 Clk = ~Clk;
8
9      initial begin
10         T = 0;
11         rst = 0;
12         Clk = 1;
13         #10
14
15         T = 0;
16         rst = 1;
17         #30
18
19         T = 1;
20         rst = 0;
21     end
22 endmodule
```

## Output:



### Task 5:

Implement 16\*8 RAM in Verilog.

### Code:

#### DUT Code:


```
1  module RAM(CLK, RW, data_in, addr, data_out);
2
3      input CLK, RW;
4      input [7:0]data_in;
5      input [3:0]addr ;
6      output reg [7:0]data_out;
7      reg[7:0] mem[15:0];
8
9      always @(posedge CLK)
10         if(RW)
11             mem[addr] = data_in;
12         else
13             data_out = mem[addr];
14     endmodule
15
```

```
1  module RAM_TwoPorts(CLK, R, W, data_in, addr, data_out);
2
3      input CLK, R, W;
4      input [7:0]data_in;
5      input [3:0]addr ;
6      output reg [7:0]data_out;
7      reg[7:0] mem[15:0];
8
9      always @(posedge CLK)
10         if(W)
11             mem[addr] = data_in;
12         else if(R)
13             data_out = mem[addr];
14     endmodule
```

## Test bench Code:

```
1 module tb_RAM();
2     reg CLK = 0;
3     reg RW;
4     reg [7:0]data_in;
5     reg [3:0]addr;
6     wire [7:0]data_out;
7
8     RAM ram(.CLK(CLK), .RW(RW), .data_in(data_in), .addr(addr), .data_out(data_out));
9
10    always #5 CLK = ~CLK;
11
12    initial begin
13        data_in = 8'h56;
14        RW = 1;
15        addr = 4'hF;
16        #10
17
18        RW = 0;
19        addr = 4'hF;
20        #10
21        data_in = 8'h46;
22
23        data_in = 8'h46;
24        RW = 1;
25        addr = 4'hF;
26
27    end
28
29 endmodule
```

## Output:



## Conclusion:

In this lab, I learned how to implement Counters and RAM in Verilog.