COUNTERS IN VERILOG

LAB # 10



Fall 2023

CSE-304L Computer Organization and Architecture Lab

Submitted by: Ali Asghar

Registration No.: 21PWCSE2059

Class Section: C

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Submitted to:

Dr. Bilal Habib

Date:

30th December 2023

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

ASSESSMENT RUBRICS COA LABS

LAB REPORT ASSESSMENT				
Criteria	Excellent	Average	Nill	Marks Obtained
1. Objectives of Lab	All objectives of lab are properly covered [Marks 10]	Objectives of lab are partially covered [Marks 5]	Objectives of lab are not shown [Marks 0]	
2. MIPS instructions with Comments and proper indentations.	All the instructions are well written with comments explaining the code and properly indented [Marks 20]	Some instructions are missing are poorly commented code [Marks 10]	The instructions are not properly written [Marks 0]	
3. Simulation run without error and warnings	The code is running in the simulator without any error and warnings [Marks 10]	The code is running but with some warnings or errors. [Marks 5]	The code is written but not running due to errors [Marks 0]	
4. Procedure	All the instructions are written with proper procedure [Marks 20]	Some steps are missing [Marks 10]	steps are totally missing [Marks 0]	
5. OUTPUT	Proper output of the code written in assembly [Marks 20]	Some of the outputs are missing [Marks 10]	No or wrong output [Marks 0]	
6. Conclusion	Conclusion about the lab is shown and written [Marks 20]	Conclusion about the lab is partially shown [Marks 10]	Conclusion about the lab is not shown[Marks0]	
7. Cheating			Any kind of cheating will lead to 0 Marks	
Total Marks Obtained:				
Instructor Signature:				

Task 1:

Write a Verilog code to implement 4 BIT counter.

Code:

DUT Code:

```
module four bit counter behaviour(rst, Clk, out);
 2
 3
          input rst;
 4
          input Clk;
 5
 6
          output reg [3:0]out;
 7
8
 9
          always@(negedge Clk)
10
              if (rst)
11
12
                   out <= 1'b0;
13
14
              else
15
                   out <= out + 1;
16
17
     endmodule
18
```

Test bench Code:

```
module tb four bit counter behaviour();
         reg rst;
         reg Clk;
6
         wire [3:0]out;
8
         four bit counter behaviour my four bit counter behaviour(.rst(rst), .Clk(Clk), .out(out))
9
         // Clock generation
         always #5 Clk = ~Clk;
13 🛱
         initial begin
14
15
         rst = 1;
16
         Clk = 1;
17
         #10
         rst = 0;
20
         //Clk = 0;
         #10
```

```
our.v 🗵 님 tb_four_bit_counter_behaviour.v 🗵 📙 eight_bit_counter_behaviour.v
23
            rst = 0;
24
            //Clk = 1;
            #10
26
            rst = 0;
            //Clk = 0;
29
            #10
            rst = 1;
            //Clk = 1;
            #10
34
            rst = 0;
36
            end
39
40
      endmodule
```

Output:



Task 2:

Write a Verilog code to implement 8 BIT counter.

Code:

```
module eight bit counter behaviour(rst, Clk, out);
2
3
         input rst;
4
         input Clk;
5
6
         output reg [7:0]out;
 7
8
9
         always@(negedge Clk)
11
         if (rst)
12
             out <= 1'b0;
13
14
         else
15
             out <= out + 1;
16
17
18
     endmodule
```


```
module tb_eight_bit_counter_behaviour();
         reg rst;
4
         reg Clk;
6
         wire [7:0]out;
8
         eight_bit_counter_behaviour my_eight_bit_counter_behaviour(.rst(rst), .Clk(Clk), .out(o
9
         // Clock generation
         always #5 Clk = ~Clk;
         initial begin
14
         rst = 1;
16
         Clk = 1;
         #10
19
         rst = 0;
         //Clk = 0;
         #10
```

```
22
23
          rst = 0;
24
          //Clk = 1;
25
          #10
26
27
          rst = 0;
28
          //Clk = 0;
29
          #10
30
31
          rst = 1;
32
          //Clk = 1;
33
          #10
34
35
          rst = 0;
36
37
          end
38
      endmodule
39
```

Output:



Task 3:Implement 4 BIT Uncontrolled Asynchronous UP COUNTER in Verilog using T FLIP FLOP:



Code:


```
🗵 📙 tb_T_FF.v 🗵 🔚 task3.v 🗵 🔡 tb_task3.v 🗵 🔡 tb_jkff_behavior.v 🗵 🔡 pc.v 🗵
     module task3(rst, Clk, out, QBar);
2
 3
          input rst;
4
          input Clk;
5
6
          output [3:0]out;
          output [3:0]QBar;
8
9
          U T FF f1(rst, Clk, out[0], QBar[0]);
          U T FF f2(rst, out[0] , out[1], QBar[1]);
11
12
          U T FF f3(rst, out[1], out[2], QBar[2]);
13
          U T FF f4(rst, out[2], out[3], QBar[3]);
14
15
          //U T FF f4(rst, n[2], n[3]);
16
          //U T FF f3(rst, n[1], n[2]);
17
          //U T FF f2(rst, n[0] , n[1]);
18
          //U T FF f1(rst, Clk, n[0]);
19
20
          //assign out = n;
     endmodule
```

```
T_FF.v 🔀 🔚 tb_T_FF.v 🗵 🔚 task3.v 🗵 🔚 tb_task3.v 🗵 🔚 tb_jkff_behavior.v 🗵 릚 pc.v 🗵 🔚 mar.v 🗵
      module U_T_FF(rst, Clk, Q, QBar);
 2
 3
                input rst;
 4
                input Clk;
 5
                output Q;
 6
 7
                output QBar;
 9
                wire n1;
10
11
                not n(n1, Q);
12
                D FF my D FF(n1, rst, Clk, Q, QBar);
13
14
      endmodule
```

```
D_FF.v 🗵 📙 tb_D_FF.v 🗵 🔡 T_FF.v 🗵 🔡 tb_T_FF.v 🗵 📇 task3.v 🗵 🔡 tb_task3.v 🗷 🔡
 2
 3
           input D;
 4
           input Clk;
 5
           input rst;
           output reg Q = 0;
 6
 7
           output reg QBar = 1;
 8
 9
10
           always@(posedge Clk)
11
                if (rst) begin
12
                         Q <= 1'b0;
13
                         QBar <= 1'b1;
14
15
                    end
16
17
                else begin
18
                         Q <= D;
19
                         QBar <= ~D;
20
                    end
21
      endmodule
```


```
🗵 🧮 tb_T_FF.v 🗵 🚆 task3.v 🗵 🔚 tb_task3.v 🗵 🚆 tb_jkff_behavior.v 🗵 🚆 pc.v 🗵 🚆 mar.v 🗵 🚆 ram.v 🗵 블 tb_ram.v 🗵 🗒 tb_pc.v 🗷 📑 i
      module tb task3();
 2
 3
           reg rst;
 4
           reg Clk;
 5
           wire [3:0]out;
           wire [3:0]QBar;
 6
 7
           task3 my task3(.rst(rst), .Clk(Clk), .out(out), .QBar(QBar));
 8
 9
           always #5 Clk = ~Clk;
11
           initial begin
12
           rst = 0;
13
           Clk = 1;
14
           #10
15
16
           rst = 1;
17
           #30
18
19
           rst = 0;
           end
21
22
      endmodule
```


Output:



Task 4:

Implement 4 BIT Controlled Asynchronous UP COUNTER in Verilog using T FLIP FLOP:





Code:

```
module task4(T, rst, Clk, out, QBar);
 2
 3
         input rst;
         input Clk;
 4
 5
         input T;
 6
 7
         output [3:0]out;
 8
         output [3:0]QBar;
 9
10
         C T FF f1(T, rst, Clk, out[0], QBar[0]);
11
12
         C T FF f2(T, rst, out[0] , out[1], QBar[1]);
         C T FF f3(T, rst, out[1], out[2], QBar[2]);
13
         C T FF f4(T, rst, out[2], out[3], QBar[3]);
14
15
16
     endmodule
```

```
module C T FF(T, rst, Clk, Q, QBar);
2
 3
              input rst;
              input Clk;
 4
 5
              input T;
              output Q;
 6
 7
              output QBar;
8
 9
              wire n1;
10
11
              xor n(n1, Q, T);
12
              D FF my D FF(n1, rst, Clk, Q, QBar);
13
     endmodule
14
```

```
module tb task4();
         reg rst, Clk, T;
3
         wire [3:0]out;
4
         wire [3:0]QBar;
5
         task4 my task4(.T(T), .rst(rst), .Clk(Clk), .out(out), .QBar(QBar));
6
7
         always #5 Clk = ~Clk;
8
9
         initial begin
         T = 0;
11
         rst = 0;
12
         Clk = 1;
13
         #10
14
15
         T = 0;
16
         rst = 1;
17
         #30
18
19
         T = 1;
20
         rst = 0;
21
         end
     endmodule
```

Output:



Task 5:

Implement 16*8 RAM in Verilog.

Code:

```
module RAM(CLK, RW, data in, addr, data out);
2
3
         input CLK, RW;
4
         input [7:0]data in;
5
         input [3:0]addr ;
         output reg [7:0]data out;
6
         reg[7:0] mem[15:0];
9
         always @ (posedge CLK)
             if (RW)
1
                 mem[addr] = data in;
2
             else
13
                 data out = mem[addr];
4
    endmodule
15
```

```
module RAM TwoPorts(CLK, R, W, data in, addr, data_out);
1
2
3
         input CLK, R, W;
4
         input [7:0]data in;
5
         input [3:0]addr ;
 6
         output reg [7:0]data out;
7
         reg[7:0] mem[15:0];
8
9
         always @ (posedge CLK)
10
              if(W)
11
                  mem[addr] = data in;
12
              else if(R)
13
                  data out = mem[addr];
14
     endmodule
```

```
module tb RAM();
         reg CLK = 0;
3
         reg RW;
4
         reg [7:0]data in;
5
         reg [3:0]addr;
6
         wire [7:0]data_out;
7
8
         RAM ram(.CLK(CLK), .RW(RW), .data_in(data_in), .addr(addr), .data_out(data_out));
9
         always #5 CLK = ~CLK;
         initial begin
             data_in = 8'h56;
14
             RW = 1;
             addr = 4'hF;
16
             #10
18
19
             RW = 0;
20
             addr = 4'hF;
             #10
```

```
data_in = 8'h46;

RW = 1;

addr = 4'hF;

end

end

28

29 endmodule
```

Output:



Conclusion:

In this lab, I learned how to implement Counters and RAM in Verilog.