

FLIP FLOP AND LATCHES IN VERILOG

LAB # 09



Fall 2023

CSE-304L Computer Organization and Architecture Lab

Submitted by: **Ali Asghar**

Registration No.: **21PWCSE2059**

Class Section: **C**

“On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

Submitted to:

Dr. Bilal Habib

Date:

29th December 2023


Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

ASSESSMENT RUBRICS COA LABS

| LAB REPORT ASSESSMENT | | | | |
|---|---|---|--|----------------|
| Criteria | Excellent | Average | Nil | Marks Obtained |
| 1. Objectives of Lab | All objectives of lab are properly covered [Marks 10] | Objectives of lab are partially covered [Marks 5] | Objectives of lab are not shown [Marks 0] | |
| 2. MIPS instructions with Comments and proper indentations. | All the instructions are well written with comments explaining the code and properly indented [Marks 20] | Some instructions are missing are poorly commented code [Marks 10] | The instructions are not properly written [Marks 0] | |
| 3. Simulation run without error and warnings | The code is running in the simulator without any error and warnings [Marks 10] | The code is running but with some warnings or errors. [Marks 5] | The code is written but not running due to errors [Marks 0] | |
| 4. Procedure | All the instructions are written with proper procedure [Marks 20] | Some steps are missing [Marks 10] | steps are totally missing [Marks 0] | |
| 5. OUTPUT | Proper output of the code written in assembly [Marks 20] | Some of the outputs are missing [Marks 10] | No or wrong output [Marks 0] | |
| 6. Conclusion | Conclusion about the lab is shown and written [Marks 20] | Conclusion about the lab is partially shown [Marks 10] | Conclusion about the lab is not shown[Marks0] | |
| 7. Cheating | | | Any kind of cheating will lead to 0 Marks | |
| <p style="text-align: center;">Total Marks Obtained: _____</p> <p style="text-align: center;">Instructor Signature: _____</p> | | | | |

Task 1:

Write a Verilog code to implement S R latch.



TRUTH TABLE

| INPUTS | | OUTPUTS | |
|-----------|-----------|---------|-------------|
| \bar{S} | \bar{R} | Q | \bar{Q} |
| 0 | 0 | X | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | Q_0 | \bar{Q}_0 |

Code:

DUT Code:

```
SR_Latch.v | tb_SR_Latch.v | SR_FlipFlop.v | tb_SR_FlipFlop.v | JK_FlipFlop.v | JK_FF.v
1  module SR_Latch(S, R, Q, QBar);
2
3      input S;
4      input R;
5
6      output Q;
7      output QBar;
8
9      //reg Q,QBar;
10
11     assign Q = ~(S & QBar);
12     assign QBar = ~(R & Q);
13
14
15 endmodule
16
```

Test bench Code:


```
SR_Latch.v x tb_SR_Latch.v x SR_FlipFlop.v x tb_SR_FlipFlop.v x JK_FlipFlop.v x JK_FF.v x tb_JK_FlipFlop.v x D_
1  module tb_SR_Latch();
2
3      reg S;
4      reg R;
5      wire Q;
6      wire QBar;
7
8      SR_Latch my_SR_Latch(S, R, Q, QBar);
9
10     initial begin
11         $display("S R Q QBar");
12
13         S = 0;
14         R = 1;
15         #10
16         $display("%b %b %b %b", S, R, Q, QBar);
17
18
19         S = 1;
20         R = 0;
21         #10
22         $display("%b %b %b %b", S, R, Q, QBar);
```

```

16      $display("%b %b %b %b", S , R, Q,QBar);
17
18
19      S = 1;
20      R = 0;
21      #10
22      $display("%b %b %b %b", S , R, Q,QBar);
23
24      S = 1;
25      R = 1;
26      #10
27      $display("%b %b %b %b", S , R, Q,QBar);
28
29
30      S = 0;
31      R = 0;
32      #10
33      $display("%b %b %b %b", S , R, Q,QBar);
34
35      end
36
37  endmodule

```


Output:



```
# S R Q QBar
# 0 1 1 0
# 1 0 0 1
# 1 1 0 1
# 0 0 1 1
```

Task 2:

Implement SR flip flop in Verilog.



Code:

DUT Code:

```
1  module SR_FlipFlop(S, R, Clk, Q, QBar);
2
3      input S;
4      input R;
5      input Clk;
6
7      output Q;
8      output QBar;
9
10     wire nA;
11     wire nB;
12
13     nand n1(nA, S, Clk);
14     nand n2(nB, R, Clk);
15
16     nand n3(Q, nA, QBar);
17     nand n4(QBar, nB, Q);
18
19
20
21 endmodule
```

Test bench Code:


```
SR_Latch.v x tb_SR_Latch.v x SR_FlipFlop.v x tb_SR_FlipFlop.v x JK_FlipFlop.v x JK_FF.v x tb_JK_FlipFlop.v x D_FlipFlop.v x
1  module tb_SR_FlipFlop();
2
3      reg S;
4      reg R;
5      reg Clk;
6
7      wire Q;
8      wire QBar;
9
10     SR_FlipFlop my_SR_FlipFlop(S, R, Clk, Q, QBar);
11
12     initial begin
13
14         $display("S R C Q Q'");
15
16         S = 0;
17         R = 1;
18         Clk = 0;
19         #10
20         $display("%b %b %b %b %b", S , R, Clk, Q, QBar);
21
22
```

```

22
23     S = 0;
24     R = 1;
25     Clk = 1;
26     #10
27     $display("%b %b %b %b %b", S , R, Clk, Q, QBar);
28
29     S = 1;
30     R = 0;
31     Clk = 1;
32     #10
33     $display("%b %b %b %b %b", S , R, Clk, Q, QBar);
34
35
36     S = 1;
37     R = 1;
38     Clk = 1;
39     #10
40     $display("%b %b %b %b %b", S , R, Clk, Q, QBar);
41
42     end
43 endmodule

```

Output:




```

# S R C Q Q'
# 0 1 0 x x
# 0 1 1 0 1
# 1 0 1 1 0
# 1 1 1 1 1

```


Task 3:

Implement JK Flip Flop in Verilog



Code:

DUT Code:

```
1  module jkff_behavior(J, K, rst, Clk, Q, QBar);
2
3      input J;
4      input K;
5      input Clk;
6      input rst;
7
8      output reg Q, QBar;
9
10     always @(posedge Clk or posedge rst)
11     begin
12         if (rst)
13         begin
14             Q <= 1'b0;
15         end
16
17         else
18         begin
19             case ({J, K})
20                 2'b00: Q <= Q;
21                 2'b01: Q <= 1'b0;
22                 2'b10: Q <= 1'b1;
```

```

12         if (rst)
13         begin
14             Q <= 1'b0;
15         end
16
17         else
18         begin
19             case ({J, K})
20                 2'b00: Q <= Q;
21                 2'b01: Q <= 1'b0;
22                 2'b10: Q <= 1'b1;
23                 2'b11: Q <= ~Q;
24             endcase
25         end
26     end
27
28     always @(Q)
29     begin
30         QBar <= ~Q;
31     end
32
33 endmodule

```

Test bench Code:

```

1  module tb_jkff_behavior();
2      reg J, K;
3      reg rst;
4      reg Clk;
5
6      wire Q, QBar;
7
8      jkff_behavior my_jkff_behavior(.J(J), .K(K), .rst(rst),
9      .Clk(Clk), .Q(Q), .QBar(QBar));
10
11     // Clock generation
12     always #5 Clk = ~Clk;
13
14     initial begin
15
16         $display("J K Q Q'");
17         rst = 1;
18         Clk = 1;
19         #10
20         $display("%b %b %b %b", J , K, Q,QBar);
21
22         T = 0;

```

```

22     J = 0;
23     K = 0;
24     rst = 0;
25     #10
26     $display("%b %b %b %b", J , K, Q,QBar);
27
28     J = 1;
29     K = 0;
30     #10
31     $display("%b %b %b %b", J , K, Q,QBar);
32
33     J = 0;
34     K = 1;
35     #10
36     $display("%b %b %b %b", J , K, Q,QBar);
37
38     J = 1;
39     K = 1;
40     #10
41     $display("%b %b %b %b", J , K, Q,QBar);
42


```

```

42
43     J = 0;
44     K = 0;
45     #10
46     $display("%b %b %b %b", J , K, Q,QBar);
47     end
48
49 endmodule

```

Output:




```

# J K Q Q'
# x x 0 1
# 0 0 0 1
# 1 0 1 0
# 0 1 0 1
# 1 1 1 0
# 0 0 1 0
VSIM 21>

```

Task 4:

Design D Flip Flop in Verilog.



Code:

DUT Code:

```


D_FlipFlop.v  tb_D_FlipFlop.v  tb_JK_FF.v  T_FlipFlop.v  tb_T_FlipFlop.v  four_bit_counter_behaviour.v  tb_four_
1  module D_FlipFlop(D,rst, Clk, Q, QBar);
2      input D, Clk, rst;
3
4      output Q, QBar;
5
6      reg Q,QBar;
7
8      always@(posedge Clk)
9
10         if (rst)
11             begin
12                 Q <= 1'b0;
13                 QBar <= 1'b1;
14             end
15
16         else
17             begin
18                 Q <= D;
19                 QBar <= ~D;
20             end
21     endmodule

```

Test bench Code:

```
D_FlipFlop.v tb_D_FlipFlop.v tb_JK_FF.v T_FlipFlop.v tb_T_FlipFlop.v four_bit_counter_behaviour.v tb_four_bit_counter
1  module tb_D_FlipFlop();
2
3      reg D, rst, Clk;
4
5      wire Q;
6      wire QBar;
7
8      D_FlipFlop my_D_FlipFlop(D, rst, Clk, Q, QBar);
9
10     initial begin
11         Clk = 0;
12
13         $display("D R C Q Q'");
14
15         D = 0;
16         rst = 1;
17         #10
18         $display("%b %b %b %b %b", D , rst, Clk, Q,QBar);
19
20         D = 1;
21         rst = 0;
22         #10
23
24         D = 1;
25         rst = 0;
26         #10
27         $display("%b %b %b %b %b", D , rst, Clk, Q,QBar);
28
29         D = 0;
30         rst = 0;
31         #10
32         $display("%b %b %b %b %b", D , rst, Clk, Q,QBar);
33
34         end
35
36         // Clock generation
37         always #5 Clk = ~Clk;
38
39     endmodule
40
```


Output:



| # | D | R | C | Q | Q' |
|---|---|---|---|---|----|
| # | 0 | 1 | 1 | 0 | 1 |
| # | 1 | 0 | 1 | 1 | 0 |
| # | 0 | 0 | 1 | 0 | 1 |
| # | 0 | 0 | 1 | 0 | 1 |

Task 5:

Design T Flip Flop using D Flip Flop in Verilog.



Code:

DUT Code:

```
1  module T_FlipFlop(T, rst, Clk, Q, Qbar);
2
3      input T;
4      input rst;
5      input Clk;
6      output Q;
7      output Qbar;
8
9      wire O;
10
11     xor(O, T, Q);
12     D_FlipFlop my_D_FlipFlop(O, rst, Clk, Q, Qbar);
13
14
15 endmodule
```

Test bench Code:


```
D_FlipFlop.v x tb_D_FlipFlop.v x tb_JK_FF.v x T_FlipFlop.v x tb_T_FlipFlop.v x four_bit_counter_behaviour.v x tb_four_b
1  module tb_T_FlipFlop();
2
3      reg T, rst, Clk;
4      wire Q, QBar;
5
6      T_FlipFlop my_T_FlipFlop(T, rst, Clk, Q, QBar);
7
8      initial begin
9          Clk = 1;
10
11         $display("T R Q Q'");
12
13         T = 0;
14         rst = 1;
15         #10
16         $display("%b %b %b %b ", T , rst, Q,QBar);
17
18         T = 1;
19         rst = 0;
20         #10
21         $display("%b %b %b %b ", T , rst, Q,QBar);
22
```

```

22
23     T = 0;
24     rst = 0;
25     #10
26     $display("%b %b %b %b", T , rst, Q,QBar);
27
28     T = 1;
29     rst = 0;
30     #10
31     $display("%b %b %b %b", T , rst, Q,QBar);
32     end
33
34     // Clock generation
35     always #5 Clk = ~Clk;
36
37 endmodule

```

Output:



```

# T R Q Q'
# 0 1 0 1
# 1 0 1 0
# 0 0 1 0
# 1 0 0 1

```

Conclusion:

In this lab, I learned how to implement Latches and Flip Flops in Verilog.