

SAP-1

Computer Organization & Architecture Lab Project

BY:

Ali Asghar (21PWCSE2059)

Suleman Shah (21PWCSE1983)

Shahzad Bangash (21PWCSE1980)

Muhammad Shahab(21PWCSE2074)


Introduction:

The SAP-1 (Simple As Possible-1) computer architecture serves as an excellent educational tool for understanding the fundamentals of computer architecture and organization. This project involves implementing the SAP-1 architecture in Verilog.

SAP-1:

- The SAP-1 (Simple As Possible-1) serves as an entry-level model for understanding fundamental concepts of computer architecture.
- It consists of various modules, including a clock, program counter, registers, adder, memory, instruction register, bus, and controller.
- It provides a hands-on approach to learning the principles of computer organization and operation.
- This project is made with the help of Austin Morlan, you can check out his project in website given in references section [1].

SAP-1 All Modules:



Tools Used:

• Verilog:

A hardware descriptive language which we used to write code for SAP-1.

• Model Sim[2]:

A tool for simulation and debugging tool often used in the field of digital electronics and integrated circuit design.

SAP-1 Instruction Set:

- [0000] LDA \$X: Load the value at memory location \$X into A.
- [0001] ADD \$X: Add the value at memory location \$X to A and

store the sum in A.

• [0010] SUB \$X: Subtract the value at memory location \$X from A

and store the difference in A.


• [1111] HLT: Halt execution of the program.

SAP-1 Modules:

- 1. Clock
- 2. <u>Program Counter</u>
- 3. Register A
- 4. Register B
- 5. Adder
- 6. Memory
- 7. <u>Instruction Register</u>
- 8. <u>Bus</u>
- 9. <u>Controller</u>


Clock Module:

- Generates the clock signal for the system and includes a mechanism to halt execution.
- Inputs: halt and clk_in.
- Output: clk_out.



PC Module:


- Keeps track of the memory address of the next instruction.
- Inputs: **clk** (clock), **rst** (reset), **inc** (increment).
- Outputs: out (current program counter value).



```
program.bin 🖸 🧱 adder.v 🖾 🚟 clock.v 🖸 🛗 top_tb.v 🖸 🛗 controller.v 🖾 🛗 ir.v 🖾 🛗 memory.v 🖾 🛗 pc.v 🔀
     module pc(
           input clk,
           input rst,
          input inc,
          output[7:0] out
 6
     L);
 7
 8
      reg[3:0] pc;
 9
10
     □always @ (posedge clk, posedge rst) begin
11
           if (rst) begin
12
               pc <= 4'b0;
13
           end else if (inc) begin
14
               pc <= pc + 1;
15
           end
16
     end
17
18
      assign out = pc;
19
20
      endmodule
```

Register A:


- Primary register for storing data also known as accumulator.
- Inputs: clk (clock), rst (reset), load (load data), bus (data from bus).
- Outputs: **out** (data stored in Register A).



```
program.bin 🗵 🔚 adder.v 🗵 🔚 clock.v 🗵 🔚 top_tb.v 🗵 🔚 controller.v 🗵 📑 ir.v 🗵 🔚 memory
     module reg a(
           input clk,
           input rst,
          input load,
 4
          input[7:0] bus,
          output[7:0] out
     L);
 8
 9
      reg[7:0] reg a;
10
11
     malways @ (posedge clk, posedge rst) begin
12
           if (rst) begin
13
               reg a <= 8'b0;
14
           end else if (load) begin
15
               reg a <= bus;
16
           end
17
     end
18
19
      assign out = reg a;
20
      endmodule
```

Register B:


- Register B is identical to Register A in design but when it is used, it never drives the bus directly, its output is fed to the Adder only
- Inputs: clk (clock), rst (reset), load (load data), bus (data from bus).
- Outputls: out (data stored in Register B).



```
module reg_b(
          input clk,
          input rst,
         input load,
          input[7:0] bus,
          output[7:0] out
     L);
 8
 9
     reg[7:0] reg b;
10
     always @(posedge clk, posedge rst) begin
12
          if (rst) begin
13
              reg b <= 8'b0;
14
          end else if (load) begin
15
              reg b <= bus;
16
          end
17
     end
18
19
     assign out = reg b;
20
     endmodule
```

Adder:


- Performs addition and subtraction operations.
- Inputs: data from reg A and B, sub (subtraction signal).
- Outputs: out (result of addition/subtraction)



```
📙 program.bin 🛽 📙 adder.v 🛚
   module adder (
         input[7:0] a,
         input[7:0] b,
4
5
         input sub,
         output[7:0] out
    L);
8
    assign out = (sub) ? a-b : a+b;
    endmodulex
```

Memory:


- Represents the RAM of the computer.
- Inputs: clk (clock), rst (reset), load (load memory address), bus (data from bus).
- Outputs: out



```
top.v 🗵 🔡 program.bin 🗵 🔡 adder.v 🗵 🛗 clock.v 🗵 🛗 top_tb.v 🗵 🛗 controller.v 🗵 🔛 ir.v 🗵 🛗 memory.v 🗵
     module memory (
           input clk,
 3
           input rst,
           input load,
 4
 5
           input[7:0] bus,
 6
           output[7:0] out
 7
     L);
 8
 9
     ⊟initial begin
           $readmemh("program.bin", ram);
10
11
      end
12
13
      reg[3:0] mar;
14
      reg[7:0] ram[0:15];
15
16
      always @ (posedge clk, posedge rst) begin
17
           if (rst) begin
18
               mar <= 4'b0;
19
           end else if (load) begin
20
               mar \leq bus[3:0];
21
           end
      end
```

IR:

- Decodes the current instruction.
- Inputs: clk (clock), rst (reset), load (load instruction), bus (data from bus).
- Outputs: out




```
etop.v 🗷 블 program.bin 🗷 🔡 adder.v 🕱 🛗 clock.v 🗷 🛗 top_tb.v 🗷 🛗 controller.v 🗷 🛗 ir.v 🗵
     ⊟module ir(
           input clk,
           input rst,
  4
           input load,
  5
           input[7:0] bus,
  6
           output[7:0] out
  7
      L);
  8
  9
       reg[7:0] ir;
 10
 11
     □always @(posedge clk, posedge rst) begin
 12
           if (rst) begin
 13
                ir <= 8'b0;
 14
           end else if (load) begin
15
                ir <= bus;
16
           end
 17
      end
18
19
       assign out = ir;
20
21
       endmodule
```

BUS:

- Facilitates data exchange between modules.
- Inputs: ir_en, adder_en, a_en, mem_en, pc_en (module enable signals).
- Outputs: **bus** (data on the bus).

Controller:

- Controls the behavior of the computer based on the instruction and stage.
- Inputs: **clk** (clock), **rst** (reset), **opcode** (instruction opcode).
- Outputs: Various control signals (hlt, pc_inc, pc_en, mar_load, mem_en, ir_load, ir_en, a_load, a_en, b_load, adder_sub, adder_en).



```
Ln#
    module controller (
             input clk,
 3
             input rst,
             input[3:0] opcode,
             output[11:0] out
 5
 6
     );
 8
     localparam SIG HLT
                               = 11;
 9
     localparam SIG PC INC
                              = 10;
10
     localparam SIG PC EN
                              = 9;
11
     localparam SIG MEM LOAD = 8;
12
     localparam SIG MEM EN
                              = 7;
13
     localparam SIG IR LOAD
                               = 6;
14
     localparam SIG IR EN
                              = 5;
15
     localparam SIG A LOAD
                               = 4;
16
     localparam SIG A EN
                              = 3;
17
     localparam SIG B LOAD
                              = 2;
18
     localparam SIG ADDER SUB = 1;
19
     localparam SIG ADDER EN = 0;
20
21
     localparam OP LDA = 4'b0000;
22
     localparam OP ADD = 4'b0001;
23
     localparam OP SUB = 4'b0010;
24
     localparam OP HLT = 4'b1111;
25
26
     reg[2:0] stage;
27
     reg[11:0] ctrl word;
28
29
    always @(negedge clk, posedge rst) begin
30
             if (rst) begin
31
                     stage <= 0;
32
             end else begin
```

```
if (stage == 5) begin
33
34
                               stage <= 0;
35
                      end else begin
36
                               stage <= stage + 1;
37
                      end
38
              end
39
     end
40
41
    palways @(*) begin
42
              ctrl word = 12'b0;
43
44
              case (stage)
45
                      0: begin
46
                               ctrl word[SIG PC EN] = 1;
47
                               ctrl word[SIG MEM LOAD] = 1;
48
                      end
49
                      1: begin
50
                               ctrl word[SIG PC INC] = 1;
51
                      end
52
                      2: begin
53
                               ctrl word[SIG MEM EN] = 1;
54
                               ctrl word[SIG IR LOAD] = 1;
55
                      end
56
                      3: begin
57
                               case (opcode)
58
                                       OP LDA: begin
59
                                               ctrl word[SIG IR EN] = 1;
60
                                               ctrl word[SIG MEM LOAD] = 1;
61
                                       end
62
                                       OP ADD: begin
63
                                               ctrl word[SIG IR EN] = 1;
                                               ctrl word[SIG MEM LOAD] = 1;
64
65
                                       end
```

```
OP SUB: begin
67
                                                ctrl word[SIG IR EN] = 1;
68
                                                ctrl word[SIG MEM LOAD] = 1;
69
                                        end
70
                                        OP HLT: begin
71
                                                ctrl word[SIG HLT] = 1;
72
                                        end
73
                               endcase
                      end
75
                       4: begin
76
                               case (opcode)
                                        OP LDA: begin
78
                                                ctrl word[SIG MEM EN] = 1;
79
                                                ctrl word[SIG A LOAD] = 1;
80
                                        end
81
                                        OP ADD: begin
82
                                                ctrl word[SIG MEM EN] = 1;
83
                                                ctrl word[SIG B LOAD] = 1;
84
                                        end
85
                                       OP SUB: begin
86
                                                ctrl word[SIG MEM EN] = 1;
87
                                                ctrl word[SIG B LOAD] = 1;
88
                                        end
89
                               endcase
90
                       end
91
                      5: begin
92
                               case (opcode)
93
                                        OP ADD: begin
94
                                                ctrl word[SIG ADDER EN] = 1;
95
                                                ctrl word[SIG A LOAD] = 1;
                                        end
```

```
OP_SUB: begin
 98
                                                        ctrl_word[SIG_ADDER_SUB] = 1;
                                                        ctrl_word[SIG_ADDER_EN] = 1;
ctrl_word[SIG_A_LOAD] = 1;
 99
100
101
                                              end
102
                                     endcase
103
                           end
104
                 endcase
105
       end
106
107
       assign out = ctrl_word;
108
109
       endmodule
```

- All Instructions have three stages same
- Stage 0
- Put the PC onto the bus (pc_en)
- Load that value into the MAR (mar_load)
- Stage 1
- ➤ Increment the PC (pc inc)
- Stage 2
- Put whatever is in memory at the MAR address onto the bus (mem_en)
- Load it into the IR (ir_load)

After the first **three stages**, the actions performed during the next three differ depending on the instruction, and some of the instructions do nothing at all.

LDA Instruction:

- Stage 3
- Put the instruction operand onto the bus (ir_en)
- Load that value into the MAR (mar_load)
- Stage 4
- Put whatever is in memory at the MAR address onto the bus (mem_en)
- Load that value into Register A (a_load)
- Stage 5
- > Idle

ADD Instruction:

- Stage 3
- > Put the instruction operand onto the bus (ir en)
- Load that value into the MAR (mar_load)
- Stage 4
- > Put whatever is in memory at the MAR address onto the bus (mem_en)
- Load that value into Register B (b_load)
- Stage 5
- Put the value in the adder onto the bus (adder_en)
- Load that value into Register A (a_load)

SUB Instruction:

- Stage 3
- > Put the instruction operand onto the bus (ir en)
- Load that value into the MAR (mar_load)
- Stage 4
- > Put whatever is in memory at the MAR address onto the bus (mem_en)
- Load that value into Register B (b_load)
- Stage 5
- Do subtraction rather than addition (adder_sub)
- Put the value in the adder onto the bus (adder_en)
- Load that value into Register A (a_load)

HLT Instruction:

- Stage 3
- ➤ Halt the clock (hlt)
- Stage 4
- > Idle
- Stage 5
- > Idle

Simulation:

All the modules is tested in top testbench. It instantiates all of the modules in the computer and connects them to each other. The initial block at the beginning runs once at the start of simulation to create a file called top_tb.v which contains all of the simulation data.

```
module top (
          input CLK
 3
     L);
 4
 5
 6
     reg[7:0] bus;
 8
     wire rst;
 9
     wire hlt;
10
     wire clk;
11
    ⊟clock clock (
12
          .hlt(hlt),
13
          .clk in (CLK),
14
          .clk out (clk)
15
     );
16
17
     wire pc inc;
18
     wire pc en;
19
     wire[7:0] pc_out;
20
    pc pc (
21
          .clk(clk),
22
          .rst(rst),
          .inc(pc inc),
```

```
.inc(pc inc),
24
          .out (pc out)
     L);
25
26
27
28
     wire mar load;
29
     wire mem en;
30
     wire[7:0] mem out;
31
    memory mem (
32
          .clk(clk),
33
          .rst(rst),
34
          .load (mar load),
35
          .bus (bus),
36
          .out (mem out)
37
     L);
38
39
40
     wire a load;
41
     wire a_en;
42
     wire[7:0] a out;
43
    ⊟reg a reg a(
44
          .clk(clk),
          .rst(rst),
```


```
.rst(rst),
46
          .load(a load),
47
          .bus (bus),
48
          .out (a out)
49
     );
50
51
52
     wire b load;
53
     wire[7:0] b out;
54
    ⊟reg_b reg_b(
55
          .clk(clk),
56
          .rst(rst),
          .load(b load),
58
          .bus (bus),
59
          .out (b out)
60
     -);
61
62
63
     wire adder sub;
64
     wire adder en;
65
     wire[7:0] adder out;
66
    ⊟adder adder (
          .a(a out),
```

```
top.v 🖸
68
           .b(b out),
           .sub (adder sub),
 69
70
           .out (adder out)
71
      );
72
73
74
     wire ir load;
75
     wire ir en;
76
      wire[7:0] ir out;
 77
     ∃ir ir(
78
           .clk(clk),
79
           .rst(rst),
           .load(ir_load),
80
81
           .bus (bus),
82
           .out(ir out)
83
     -);
84
     ⊟controller controller (
85
86
           .clk(clk),
87
           .rst(rst),
88
           .opcode(ir_out[7:4]),
89
           .out(
```

```
90
 91
               hlt,
 92
               pc inc,
 93
               pc en,
 94
               mar load,
 95
               mem en,
 96
               ir load,
 97
               ir en,
 98
               a load,
 99
               a en,
100
               b load,
101
               adder sub,
102
               adder en
103
           1)
104
      );
105
106
107
     ⊟always @(*) begin
108
           if (ir en) begin
109
               bus = ir out;
           end else if (adder en) begin
110
               bus = adder out;
111
           end else if (a en) begin
```

```
adder en
102
           })
103
      L);
104
105
106
107
     □always @(*) begin
108
          if (ir en) begin
109
              bus = ir out;
110
          end else if (adder en) begin
111
              bus = adder out;
112
           end else if (a en) begin
113
               bus = a out;
114
          end else if (mem en) begin
115
              bus = mem out;
116
          end else if (pc en) begin
117
              bus = pc out;
118
          end else begin
119
              bus = 8'b0;
120
          end
121
      end
122
123
      endmodule
```

Output:



Conclusion:

The Verilog implementation of the SAP-1 computer is successfully implemented and can be update to SAP-2. The modules work together in a synchronized manner, executing instructions and performing arithmetic operations. This project provides valuable experience in Verilog laying the foundation for more advanced computer architectures.

References:

[1]AUSTIN MORLAN. Building an FPGA Computer: SAP-1. https://austinmorlan.com/posts/fpga computer sap1/

[2]ModelSim. Intel.

https://www.intel.com/content/www/us/en/software-kit/750368/modelsim-intel-fpgas-standard-edition-software-version-

<u>18-1.html</u>

THANK YOU FOR YOUR TIME