

SAP-1

Computer Organization & Architecture Lab Project

BY:

Ali Asghar (21PWCSE2059)

Suleman Shah (21PWCSE1983)

Shahzad Bangash (21PWCSE1980)

Muhammad Shahab(21PWCSE2074)



Introduction:


The SAP-1 (Simple As Possible-1) computer architecture serves as an excellent educational tool for understanding the fundamentals of computer architecture and organization. This project involves implementing the SAP-1 architecture in Verilog.



SAP-1:

- The SAP-1 (Simple As Possible-1) serves as an entry-level model for understanding fundamental concepts of computer architecture.
- It consists of various modules, including a clock, program counter, registers, adder, memory, instruction register, bus, and controller.
- It provides a hands-on approach to learning the principles of computer organization and operation.
- This project is made with the help of Austin Morlan, you can check out his project in website given in references section [1].

SAP-1 All Modules:





Tools Used:

- **Verilog:**
A hardware descriptive language which we used to write code for SAP-1.
- **Model Sim[2]:**
A tool for simulation and debugging tool often used in the field of digital electronics and integrated circuit design.



SAP-1 Instruction Set:

- **[0000] LDA \$X:** Load the value at memory location \$X into A.
- **[0001] ADD \$X:** Add the value at memory location \$X to A and store the sum in A.
- **[0010] SUB \$X:** Subtract the value at memory location \$X from A and store the difference in A.
- **[1111] HLT:** Halt execution of the program.




SAP-1 Modules:

1. Clock
2. Program Counter
3. Register A
4. Register B
5. Adder
6. Memory
7. Instruction Register
8. Bus
9. Controller

Clock Module:

- Generates the clock signal for the system and includes a mechanism to halt execution.
- Inputs: **halt** and **clk_in**.
- Output: **clk_out**.




Code:

```
top.v x program.bin x adder.v x clock.v x
1 module clock(
2     input hlt,
3     input clk_in,
4     output clk_out
5 );
6
7 assign clk_out = (hlt) ? 1'b0 : clk_in;
8
9 endmodule
```

PC Module:

- Keeps track of the memory address of the next instruction.
- Inputs: **clk** (clock), **rst** (reset), **inc** (increment).
- Outputs: **out** (current program counter value).




Code:

```
top.v  program.bin  adder.v  clock.v  top_tb.v  controller.v  ir.v  memory.v  pc.v
1  module pc(
2      input clk,
3      input rst,
4      input inc,
5      output[7:0] out
6  );
7
8      reg[3:0] pc;
9
10     always @(posedge clk, posedge rst) begin
11         if (rst) begin
12             pc <= 4'b0;
13         end else if (inc) begin
14             pc <= pc + 1;
15         end
16     end
17
18     assign out = pc;
19
20 endmodule
```

Register A:

- Primary register for storing data also known as accumulator.
- Inputs: **clk** (clock), **rst** (reset), **load** (load data), **bus** (data from bus).
- Outputs: **out** (data stored in Register A).




Code:

```
top.v x program.bin x adder.v x clock.v x top_tb.v x controller.v x ir.v x memory.v
1 module reg_a(
2     input clk,
3     input rst,
4     input load,
5     input[7:0] bus,
6     output[7:0] out
7 );
8
9     reg[7:0] reg_a;
10
11 always @(posedge clk, posedge rst) begin
12     if (rst) begin
13         reg_a <= 8'b0;
14     end else if (load) begin
15         reg_a <= bus;
16     end
17 end
18
19 assign out = reg_a;
20
21 endmodule
```

Register B:

- Register B is identical to Register A in design but when it is used, it never drives the bus directly, its output is fed to the Adder only
- Inputs: **clk** (clock), **rst** (reset), **load** (load data), **bus** (data from bus).
- Outputs: **out** (data stored in Register B).




Code:


```
1 module reg_b(  
2     input clk,  
3     input rst,  
4     input load,  
5     input[7:0] bus,  
6     output[7:0] out  
7 );  
8  
9     reg[7:0] reg_b;  
10  
11 always @(posedge clk, posedge rst) begin  
12     if (rst) begin  
13         reg_b <= 8'b0;  
14     end else if (load) begin  
15         reg_b <= bus;  
16     end  
17 end  
18  
19 assign out = reg_b;  
20  
21 endmodule
```


Adder:

- Performs addition and subtraction operations.
- Inputs: data from **reg A** and **B**, **sub** (subtraction signal).
- Outputs: **out** (result of addition/subtraction)



Code:




The image shows a screenshot of a Verilog code editor with three tabs: 'top.v', 'program.bin', and 'adder.v'. The 'adder.v' tab is active, displaying the following code:

```
1 module adder(  
2     input[7:0] a,  
3     input[7:0] b,  
4     input sub,  
5     output[7:0] out  
6 );  
7  
8 assign out = (sub) ? a-b : a+b;  
9  
10 endmodule  
11
```

The code defines a module named 'adder' with three inputs: 'a' (8-bit), 'b' (8-bit), and 'sub' (1-bit), and one output: 'out' (8-bit). The output 'out' is assigned the value of 'a-b' if 'sub' is true, or 'a+b' otherwise. The code is enclosed in a module definition block from line 1 to line 10, with line 11 being an empty line.

Memory:

- Represents the RAM of the computer.
- Inputs: **clk** (clock), **rst** (reset), **load** (load memory address), **bus** (data from bus).
- Outputs: **out**




Code:

```
top.v x program.bin x adder.v x clock.v x top_tb.v x controller.v x ir.v x memory.v x
1 module memory(
2     input clk,
3     input rst,
4     input load,
5     input[7:0] bus,
6     output[7:0] out
7 );
8
9 initial begin
10     $readmemh("program.bin", ram);
11 end
12
13 reg[3:0] mar;
14 reg[7:0] ram[0:15];
15
16 always @(posedge clk, posedge rst) begin
17     if (rst) begin
18         mar <= 4'b0;
19     end else if (load) begin
20         mar <= bus[3:0];
21     end
22 end
```

IR:

- Decodes the current instruction.
- Inputs: **clk** (clock), **rst** (reset), **load** (load instruction), **bus** (data from bus).
- Outputs: **out**



Code:

```
top.v x program.bin x adder.v x clock.v x top_tb.v x controller.v x ir.v x
1 module ir(
2     input clk,
3     input rst,
4     input load,
5     input[7:0] bus,
6     output[7:0] out
7 );
8
9     reg[7:0] ir;
10
11 always @(posedge clk, posedge rst) begin
12     if (rst) begin
13         ir <= 8'b0;
14     end else if (load) begin
15         ir <= bus;
16     end
17 end
18
19 assign out = ir;
20
21 endmodule
22
```




BUS:

- Facilitates data exchange between modules.
- Inputs: **ir_en**, **adder_en**, **a_en**, **mem_en**, **pc_en** (module enable signals).
- Outputs: **bus** (data on the bus).

Controller:

- Controls the behavior of the computer based on the instruction and stage.
- Inputs: **clk** (clock), **rst** (reset), **opcode** (instruction opcode).
- Outputs: Various control signals (**hlt**, **pc_inc**, **pc_en**, **mar_load**, **mem_en**, **ir_load**, **ir_en**, **a_load**, **a_en**, **b_load**, **adder_sub**, **adder_en**).



Code:

```
Ln# |
1   | module controller(
2       |     input clk,
3       |     input rst,
4       |     input[3:0] opcode,
5       |     output[11:0] out
6   | );
7   |
8   |     localparam SIG_HLT      = 11;
9   |     localparam SIG_PC_INC  = 10;
10  |     localparam SIG_PC_EN   = 9;
11  |     localparam SIG_MEM_LOAD = 8;
12  |     localparam SIG_MEM_EN  = 7;
13  |     localparam SIG_IR_LOAD = 6;
14  |     localparam SIG_IR_EN   = 5;
15  |     localparam SIG_A_LOAD  = 4;
16  |     localparam SIG_A_EN    = 3;
17  |     localparam SIG_B_LOAD  = 2;
18  |     localparam SIG_ADDER_SUB = 1;
19  |     localparam SIG_ADDER_EN = 0;
20  |
21  |     localparam OP_LDA = 4'b0000;
22  |     localparam OP_ADD = 4'b0001;
23  |     localparam OP_SUB = 4'b0010;
24  |     localparam OP_HLT = 4'b1111;
25  |
26  |     reg[2:0] stage;
27  |     reg[11:0] ctrl_word;
28  |
29  |     always @(negedge clk, posedge rst) begin
30  |         if (rst) begin
31  |             stage <= 0;
32  |         end else begin
```

Code:

```
33         if (stage == 5) begin
34             stage <= 0;
35         end else begin
36             stage <= stage + 1;
37         end
38     end
39 end
40
41 always @(*) begin
42     ctrl_word = 12'b0;
43
44     case (stage)
45     0: begin
46         ctrl_word[SIG_PC_EN] = 1;
47         ctrl_word[SIG_MEM_LOAD] = 1;
48     end
49     1: begin
50         ctrl_word[SIG_PC_INC] = 1;
51     end
52     2: begin
53         ctrl_word[SIG_MEM_EN] = 1;
54         ctrl_word[SIG_IR_LOAD] = 1;
55     end
56     3: begin
57         case (opcode)
58         OP_LDA: begin
59             ctrl_word[SIG_IR_EN] = 1;
60             ctrl_word[SIG_MEM_LOAD] = 1;
61         end
62         OP_ADD: begin
63             ctrl_word[SIG_IR_EN] = 1;
64             ctrl_word[SIG_MEM_LOAD] = 1;
65         end
66     end
67 end
```

Code:

```
66         OP_SUB: begin
67             ctrl_word[SIG_IR_EN] = 1;
68             ctrl_word[SIG_MEM_LOAD] = 1;
69         end
70         OP_HLT: begin
71             ctrl_word[SIG_HLT] = 1;
72         end
73     endcase
74 end
75 4: begin
76     case (opcode)
77         OP_LDA: begin
78             ctrl_word[SIG_MEM_EN] = 1;
79             ctrl_word[SIG_A_LOAD] = 1;
80         end
81         OP_ADD: begin
82             ctrl_word[SIG_MEM_EN] = 1;
83             ctrl_word[SIG_B_LOAD] = 1;
84         end
85         OP_SUB: begin
86             ctrl_word[SIG_MEM_EN] = 1;
87             ctrl_word[SIG_B_LOAD] = 1;
88         end
89     endcase
90 end
91 5: begin
92     case (opcode)
93         OP_ADD: begin
94             ctrl_word[SIG_ADDER_EN] = 1;
95             ctrl_word[SIG_A_LOAD] = 1;
96         end
97     end
```

Code:

```
97         OP_SUB: begin
98             ctrl_word[SIG_ADDER_SUB] = 1;
99             ctrl_word[SIG_ADDER_EN] = 1;
100             ctrl_word[SIG_A_LOAD] = 1;
101         end
102     endcase
103 end
104 endcase
105 end
106
107 assign out = ctrl_word;
108
109 endmodule
110
```

SAP-1 Operation

- All Instructions have **three** stages same
- Stage 0
 - Put the PC onto the bus (pc_en)
 - Load that value into the MAR (mar_load)
- Stage 1
 - Increment the PC (pc_inc)
- Stage 2
 - Put whatever is in memory at the MAR address onto the bus (mem_en)
 - Load it into the IR (ir_load)

After the first **three stages**, the actions performed during the next three differ depending on the instruction, and some of the instructions do nothing at all.

SAP-1 Operation

LDA Instruction:

- Stage 3
 - Put the instruction operand onto the bus (ir_en)
 - Load that value into the MAR (mar_load)
- Stage 4
 - Put whatever is in memory at the MAR address onto the bus (mem_en)
 - Load that value into Register A (a_load)
- Stage 5
 - Idle

SAP-1 Operation

ADD Instruction:

- Stage 3
 - Put the instruction operand onto the bus (ir_en)
 - Load that value into the MAR (mar_load)
- Stage 4
 - Put whatever is in memory at the MAR address onto the bus (mem_en)
 - Load that value into Register B (b_load)
- Stage 5
 - Put the value in the adder onto the bus (adder_en)
 - Load that value into Register A (a_load)

SAP-1 Operation

SUB Instruction:

- Stage 3
 - Put the instruction operand onto the bus (ir_en)
 - Load that value into the MAR (mar_load)
- Stage 4
 - Put whatever is in memory at the MAR address onto the bus (mem_en)
 - Load that value into Register B (b_load)
- Stage 5
 - Do subtraction rather than addition (adder_sub)
 - Put the value in the adder onto the bus (adder_en)
 - Load that value into Register A (a_load)

SAP-1 Operation

HLT Instruction:

- Stage 3
 - Halt the clock (hlt)
- Stage 4
 - Idle
- Stage 5
 - Idle



Simulation:

All the modules is tested in top testbench. It instantiates all of the modules in the computer and connects them to each other. The initial block at the beginning runs once at the start of simulation to create a file called top_tb.v which contains all of the simulation data.

Code:

```
1  module top(  
2      input CLK  
3  );  
4  
5  
6      reg[7:0] bus;  
7  
8      wire rst;  
9      wire hlt;  
10     wire clk;  
11     clock clock(  
12         .hlt(hlt),  
13         .clk_in(CLK),  
14         .clk_out(clk)  
15     );  
16  
17     wire pc_inc;  
18     wire pc_en;  
19     wire[7:0] pc_out;  
20     pc pc(  
21         .clk(clk),  
22         .rst(rst),  
23         .inc(pc_inc),
```

Code:

```
23         .inc(pc_inc),
24         .out(pc_out)
25     );
26
27
28     wire mar_load;
29     wire mem_en;
30     wire[7:0] mem_out;
31     memory mem(
32         .clk(clk),
33         .rst(rst),
34         .load(mar_load),
35         .bus(bus),
36         .out(mem_out)
37     );
38
39
40     wire a_load;
41     wire a_en;
42     wire[7:0] a_out;
43     reg_a reg_a(
44         .clk(clk),
45         .rst(rst),
```

Code:

```
45     .rst(rst),
46     .load(a_load),
47     .bus(bus),
48     .out(a_out)
49 );
50
51
52 wire b_load;
53 wire[7:0] b_out;
54 reg_b reg_b(
55     .clk(clk),
56     .rst(rst),
57     .load(b_load),
58     .bus(bus),
59     .out(b_out)
60 );
61
62
63 wire adder_sub;
64 wire adder_en;
65 wire[7:0] adder_out;
66 adder adder(
67     .a(a_out),
```


Code:

```
top.v  program.bin  adder.v  clock.v  top_tb.v
68     .b(b_out),
69     .sub(adder_sub),
70     .out(adder_out)
71 );
72
73
74     wire ir_load;
75     wire ir_en;
76     wire[7:0] ir_out;
77     ir ir(
78         .clk(clk),
79         .rst(rst),
80         .load(ir_load),
81         .bus(bus),
82         .out(ir_out)
83     );
84
85     controller controller(
86         .clk(clk),
87         .rst(rst),
88         .opcode(ir_out[7:4]),
89         .out(
90         {
```


Code:

```
90      {
91          hlt,
92          pc_inc,
93          pc_en,
94          mar_load,
95          mem_en,
96          ir_load,
97          ir_en,
98          a_load,
99          a_en,
100         b_load,
101         adder_sub,
102         adder_en
103     })
104 );
105
106
107 always @(*) begin
108     if (ir_en) begin
109         bus = ir_out;
110     end else if (adder_en) begin
111         bus = adder_out;
112     end else if (a_en) begin
```

Code:

```
102         adder_en
103     })
104 );
105
106
107 always @(*) begin
108     if (ir_en) begin
109         bus = ir_out;
110     end else if (adder_en) begin
111         bus = adder_out;
112     end else if (a_en) begin
113         bus = a_out;
114     end else if (mem_en) begin
115         bus = mem_out;
116     end else if (pc_en) begin
117         bus = pc_out;
118     end else begin
119         bus = 8'b0;
120     end
121 end
122
123 endmodule
124
```

Output:





Conclusion:

The Verilog implementation of the SAP-1 computer is successfully implemented and can be update to SAP-2. The modules work together in a synchronized manner, executing instructions and performing arithmetic operations. This project provides valuable experience in Verilog laying the foundation for more advanced computer architectures.



References:

[1]AUSTIN MORLAN. Building an FPGA Computer: SAP-1.
https://austinmorlan.com/posts/fpga_computer_sap1/

[2]ModelSim. Intel.
<https://www.intel.com/content/www/us/en/software-kit/750368/modelsim-intel-fpgas-standard-edition-software-version-18-1.html>



**THANK YOU
FOR YOUR
TIME**