# FLIP FLOP AND LATCHES IN VERILOG

LAB # 09



# Fall 2023

# **CSE-304L Computer Organization and Architecture Lab**

Submitted by: Ali Asghar

Registration No.: 21PWCSE2059

Class Section: C

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Submitted to:

Dr. Bilal Habib

Date:


29th December 2023

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

# ASSESSMENT RUBRICS COA LABS

LAB REPORT ASSESSMENT					
Criteria	Excellent	Average	Nill	Marks Obtained	
1. Objectives of Lab	All objectives of lab are properly covered [Marks 10]	Objectives of lab are partially covered [Marks 5]	Objectives of lab are not shown [Marks 0]		
2. MIPS instructions with Comments and proper indentations.	All the instructions are well written with comments explaining the code and properly indented [Marks 20]	Some instructions are missing are poorly commented code [Marks 10]	The instructions are not properly written [Marks 0]		
3. Simulation run without error and warnings	The code is running in the simulator without any error and warnings [Marks 10]	The code is running but with some warnings or errors.  [Marks 5]	The code is written but not running due to errors [Marks 0]		
4. Procedure	All the instructions are written with proper procedure [Marks 20]	Some steps are missing [Marks 10]	steps are totally missing [Marks 0]		
5. OUTPUT	Proper output of the code written in assembly [Marks 20]	Some of the outputs are missing [Marks 10]	No or wrong output [Marks 0]		
6. Conclusion	Conclusion about the lab is shown and written [Marks 20]	Conclusion about the lab is partially shown [Marks 10]	Conclusion about the lab is not shown[Marks0]		
7. Cheating			Any kind of cheating will lead to 0 Marks		
Total Marks Obtained:					
Instructor Signature:					

**Task 1:**Write a Verilog code to implement S R latch.




TRUTH TABLE					
INPUTS		OUTPUTS			
S	R	Q	Q		
0	0	X	X		
0	1	1	0		
1	0	0	1		
1	1	$Q_0$	$\overline{Q}_0$		

# Code:

```
SR_Latch.v 🗵 블 tb_SR_Latch.v 🗵 📙 SR_FlipFlop.v 🗵 블 tb_SR_FlipFlop.v 🗵 🚆 JK_FlipFlop.v 🗷 🔠 JK_FF.x
       module SR Latch(S, R, Q, QBar);
  1
  2
  3
            input S;
  4
            input R;
  5
            output Q;
  6
  7
            output QBar;
 8
            //reg Q,QBar;
  9
10
 11
            assign Q = ~(S & QBar);
12
            assign QBar = ~(R & Q);
13
14
15
       endmodule
16
```

```
SR_Latch.v 🗵 🔚 tb_SR_Latch.v 🗵 🔚 SR_FlipFlop.v 🗵 🔡 tb_SR_FlipFlop.v 🗵 🔡 JK_FlipFlop.v 🗵 🔡 JK_FF.v 🗵 🛗 tb_JK_FlipFlop.v 🗵
     module tb SR Latch();
2
3
          reg S;
4
          reg R;
5
          wire Q;
          wire QBar;
 6
7
          SR Latch my SR Latch (S, R, Q, QBar);
9
          initial begin
1
          $display("S R Q QBar");
2
3
          S = 0;
4
          R = 1;
.5
          #10
          $display("%b %b %b", S , R, Q,QBar);
6
7
L 9
          S = 1;
          R = 0;
20
21
          #10
22
          $display("%b %b %b", S , R, Q,QBar);
```


```
SR_Latch.v 🗵 님 tb_SR_Latch.v 🗵 님 SR_FlipFlop.v 🗵 🔡 tb_SR_FlipFlop.v 🗵 🔡 JK_FlipFlop.v 🗷 🔡 JK_FF.v 🗷 🔡 tb_JK_Flip
           $display("%b %b %b", S , R, Q,QBar);
16
17
18
19
           S = 1;
           R = 0;
20
21
           #10
           $display("%b %b %b", S , R, Q,QBar);
22
23
24
           S = 1;
           R = 1;
25
26
           #10
           $display("%b %b %b", S , R, Q,QBar);
27
28
29
30
           S = 0;
31
           R = 0;
32
           #10
33
           $display("%b %b %b", S , R, Q,QBar);
34
35
           end
36
      endmodule
37
```



```
# S R Q QBar
# 0 1 1 0
# 1 0 0 1
# 1 1 0 1
# 0 0 1 1
```

Task 2:

Implement SR flip flop in Verilog.




### **Code:**

```
SR_Latch.v 🗵 🔡 tb_SR_Latch.v 🗵 🔡 SR_FlipFlop.v 🗵 🔡 tb_SR_FlipFlop.v 🗵 🔡 JK_FlipFlop.v 🗷 🔡 JK_FF.v 🗵 🔡 tb_JK_FlipFlop.v
      module SR FlipFlop(S, R,Clk, Q, QBar);
 2
 3
           input S;
 4
           input R;
 5
           input Clk;
 6
 7
           output Q;
           output QBar;
 9
10
           wire nA;
11
           wire nB;
12
13
           nand n1(nA, S, Clk);
14
           nand n2(nB, R, Clk);
15
16
           nand n3(Q, nA, QBar);
17
           nand n4 (QBar, nB, Q);
18
19
20
21
      endmodule
```


```
SR_Latch.v 🗵 🔚 tb_SR_Latch.v 🗷 🔡 SR_FlipFlop.v 🗵 🔡 tb_SR_FlipFlop.v 🗵 🔡 JK_FlipFlop.v 🗷 🔡 JK_FF.v 🗵 🔡 tb_JK_FlipFlop.v 🗷 🔡 D_FlipFlop.v 🗷
      module tb SR FlipFlop();
2
3
           reg S;
 4
           reg R;
 5
           reg Clk;
 6
 7
           wire Q;
           wire QBar;
9
10
           SR FlipFlop my SR FlipFlop (S, R, Clk, Q, QBar);
11
12
           initial begin
13
14
           $display("S R C Q Q'");
15
16
           S = 0;
17
           R = 1;
18
           Clk = 0;
19
           #10
20
           $display("%b %b %b %b %b", S , R,Clk, Q,QBar);
21
22
```

```
23
         S = 0;
         R = 1;
24
25
         Clk = 1;
         #10
26
         $display("%b %b %b %b", S , R,Clk, Q,QBar);
27
28
29
         S = 1;
30
         R = 0;
31
         Clk = 1;
32
         #10
         $display("%b %b %b %b", S , R,Clk, Q,QBar);
33
34
35
36
         S = 1;
37
         R = 1;
         Clk = 1;
38
39
         #10
         $display("%b %b %b %b %b", S , R,Clk, Q,QBar);
40
41
         end
42
     endmodule
43
```



```
# S R C Q Q'
# 0 1 0 x x
# 0 1 1 0 1
# 1 0 1 1 0
# 1 1 1 1 1
```

Task 3:
Implement JK Flip Flop in Verilog



### **Code:**


```
module jkff_behavior(J, K, rst, Clk, Q, QBar);
 2
 3
         input J;
         input K;
 4
 5
         input Clk;
         input rst;
 6
 7
         output reg Q, QBar;
9
10
         always @(posedge Clk or posedge rst)
         begin
11
12
              if (rst)
13
              begin
14
                  Q <= 1'b0;
15
              end
16
17
              else
18
              begin
19
                  case ({J, K})
20
                      2'b00: Q <= Q;
21
                      2'b01: Q <= 1'b0;
22
                      2'b10: Q <= 1'b1;
```

```
if (rst)
13
              begin
14
                  Q <= 1'b0;
15
              end
16
17
              else
18
              begin
19
                  case ({J, K})
20
                       2'b00: Q <= Q;
21
                       2'b01: Q <= 1'b0;
22
                       2'b10: Q <= 1'b1;
23
                       2'b11: Q <= ~Q;
24
                  endcase
              end
         end
26
27
28
         always @(Q)
29
         begin
30
              QBar <= ~Q;
31
         end
32
33
    endmodule
```

```
module tb jkff behavior();
 2
         reg J, K;
3
         reg rst;
4
         reg Clk;
5
6
         wire Q, QBar;
7
         jkff behavior my jkff behavior (.J(J), .K(K), .rst(rst),
9
         .Clk(Clk), .Q(Q), .QBar(QBar);
10
11
         // Clock generation
12
         always #5 Clk = ~Clk;
13
14
         initial begin
15
         $display("J K Q Q'");
16
17
         rst = 1;
18
         Clk = 1;
19
         $display("%b %b %b", J , K, Q,QBar);
21
```

```
J = 0;
         K = 0;
23
24
         rst = 0;
25
         #10
         $display("%b %b %b", J , K, Q,QBar);
26
27
28
         J = 1;
         K = 0;
29
         #10
         $display("%b %b %b %b", J , K, Q,QBar);
31
33
         J = 0;
         K = 1;
34
35
         #10
36
         $display("%b %b %b", J , K, Q,QBar);
37
         J = 1;
         K = 1;
39
40
         #10
41
         $display("%b %b %b", J , K, Q,QBar);
42
```


```
42
43
44
45
46
46
47
48
49
endmodule
J = 0;
K = 0;
#10
$display("%b %b %b %b", J , K, Q,QBar);
end
end
end
```



```
# J K Q Q'
# x x 0 1
# 0 0 0 1
# 1 0 1 0
# 0 1 0 1
# 1 1 1 0
# 0 0 1 0
```

#### Task 4:

Design D Flip Flop in Verilog.




### Code:

```
📑 D_FlipFlop.v 🗵 📑 tb_D_FlipFlop.v 🗵 블 tb_JK_FF.v 🗵 블 T_FlipFlop.v 🗵 블 tb_T_FlipFlop.v 🗵 🚆 four_bit_counter_behaviour.v 🗵 🚆 tb_four
       module D FlipFlop(D,rst, Clk, Q, QBar);
  2
            input D, Clk, rst;
  3
  4
            output Q, QBar;
  5
  6
            reg Q,QBar;
  7
            always@(posedge Clk)
  9
10
                  if (rst)
11
                       begin
12
                            Q <= 1'b0;
13
                            QBar <= 1'b1;
14
                       end
15
16
                  else
17
                       begin
18
                            Q <= D;
19
                            QBar <= ~D;
20
                       end
 21
       endmodule
```


```
D_FlipFlop.v 🖸 🔚 tb_D_FlipFlop.v 🖸 🔡 tb_K_FF.v 🗵 💾 T_FlipFlop.v 🗷 🔡 tb_T_FlipFlop.v 🗷 🔡 four_bit_counter_behaviour.v 🗵 🔡 tb_four_bit_counter
      module tb D FlipFlop();
 2
 3
           reg D, rst, Clk;
 4
 5
           wire Q;
           wire QBar;
 6
 7
           D FlipFlop my D FlipFlop (D, rst, Clk, Q, QBar);
 9
10
           initial begin
           Clk = 0;
11
12
13
           $display("DRCQQ'");
14
15
           D = 0;
16
           rst = 1;
17
           #10
           $display("%b %b %b %b %b", D , rst, Clk, Q,QBar);
18
19
20
           D = 1;
21
           rst = 0;
22
           #10
```

```
D = 1;
21
         rst = 0;
22
         #10
23
         $display("%b %b %b %b", D , rst, Clk, Q,QBar);
24
25
         D = 0;
26
         rst = 0;
         #10
28
         $display("%b %b %b %b %b", D , rst, Clk, Q,QBar);
29
         D = 0;
31
         rst = 0;
33
         $display("%b %b %b %b", D , rst, Clk, Q,QBar);
34
         end
36
37
         // Clock generation
         always #5 Clk = ~Clk;
39
40
     endmodule
```





**Task 5:**Design T Flip Flop using D Flip Flop in Verilog.



#### Code:

### **DUT Code:**

```
module T FlipFlop(T, rst, Clk, Q, Qbar);
2
3
         input T;
4
         input rst;
5
         input Clk;
6
         output Q;
7
         output Qbar;
9
         wire 0;
10
         xor(0, T, Q);
11
12
         D FlipFlop my D FlipFlop (O, rst, Clk, Q, Qbar);
13
14
15
     endmodule
```

```
D_FlipFlop.v 🗵 📑 tb_D_FlipFlop.v 🗵 📙 tb_JK_FF.v 🗵 📙 T_FlipFlop.v 🗵 블 tb_T_FlipFlop.v 🗵 🛗 four_bit_counter_behaviour.v 🗵 🛗 tb_four_
     module tb T FlipFlop();
2
3
           reg T, rst, Clk;
4
          wire Q, QBar;
5
6
          T FlipFlop my T FlipFlop (T, rst, Clk, Q, QBar);
 7
           initial begin
9
           Clk = 1;
10
           $display("T R Q Q'");
11
12
13
           T = 0;
14
           rst = 1;
15
           #10
16
           $display("%b %b %b %b ", T , rst, Q,QBar);
17
18
          T = 1;
19
           rst = 0;
20
           #10
21
           $display("%b %b %b %b ", T , rst, Q,QBar);
```

```
23
         T = 0;
24
         rst = 0;
         #10
26
         $display("%b %b %b %b", T , rst, Q,QBar);
27
         T = 1;
29
         rst = 0;
30
         $display("%b %b %b %b", T , rst, Q,QBar);
31
32
         end
33
         // Clock generation
34
35
         always #5 Clk = ~Clk;
36
37
     endmodule
```



```
# T R Q Q'
# 0 1 0 1
# 1 0 1 0
# 0 0 1 0
# 1 0 0 1
```

#### **Conclusion:**

In this lab, I learned how to implement Latches and Flip Flops in Verilog.