## Domain specific computing architectures - II

#### Asif Ali Khan

Fall Semester 2024

Department of Computer Systems Engineering

UET Peshawar, Pakistan

Oct 24, 2024

## Recap: Programmability of Von Neumann systems


 $lue{}$  ISA is the set of instruction the processor can understand and is the interface between h/w and s/w

High level languages are typically used to program these systems


Compilers transform this hardware-agnostic representation to machine code

A compiler typically has front-end, middle-end, and back-end

## Recap: why are DSAs needed?



Traditional general-purpose (GP) computing can not fulfill the computedemands of these applications due to their inefficiencies




Dally et al, Efficient embedded computing, IEEE'08

Aguirre et al, Nature Communications, 2024

# **DSAs: Important aspects**

- Specialization can be in:
  - Hardware
  - Data
- Parallelism can be decided as per the domain requirements
- Efficient local memories can be utilized to avoid long data access latencies
- The control overhead of over 90% in CPUs can be significantly reduced



- Specialization can be in:
  - Data
  - Hardware

- Specialization can be in:
  - Data
  - Hardware
- □ Data specialization: Instead of using the general-purpose 32/64 bits FP, use specialized types for different domains (for ML, 1-8 bits)

- Specialization can be in:
  - Data
  - Hardware
- Data specialization: Instead of using the general-purpose 32/64 bits FP, use specialized types for different domains (for ML, 1-8 bits)

□ Hardware specialization: Specialized hardware modules, e.g., multiply-and-accumulate (MAC) unit, adder tree, other special function units (e.g., for softmax)

$$I(i,j) = \max \begin{cases} H(i,j-1) - o \\ I(i,j-1) - e \end{cases}$$

$$D(i,j) = \max \begin{cases} H(i-1,j) - o \\ D(i-1,j) - e \end{cases}$$

$$H(i,j) = \max \begin{cases} 0 \\ I(i,j) \\ D(i,j) \\ H(i-1,j-1) + W(r_i,q_j) \end{cases}$$

Smith-Waterman algorithm for sequence alignment

# Reference \* G C G A C T T T \* 0, 0 0 0 0 0 0 0 0 0 0 G 0 2 1 2 1 0 0 0 0 T 0 1 1 1 1 0 2 2 2 C 0 0 3 2 1 3 2 1 1 G 0 2 2 5 4 8 2 1 0 T 0 1 1 4 4 3 5 4 3 T 0 0 0 0 2 2 2 5 7 9

$$I(i,j) = \max \begin{cases} H(i,j-1) - o \\ I(i,j-1) - e \end{cases}$$

$$D(i,j) = \max \begin{cases} H(i-1,j) - o \\ D(i-1,j) - e \end{cases}$$

$$H(i,j) = \max \begin{cases} 0 \\ I(i,j) \\ D(i,j) \\ H(i-1,j-1) + W(r_i,q_j) \end{cases}$$

- Smith-Waterman algorithm for sequence alignment
- □ 15 loads/stores, 35 arithmetic/logic ops

$$I(i,j) = \max \begin{cases} H(i,j-1) - o \\ I(i,j-1) - e \end{cases}$$

$$D(i,j) = \max \begin{cases} H(i-1,j) - o \\ D(i-1,j) - e \end{cases}$$

$$H(i,j) = \max \begin{cases} 0 \\ I(i,j) \\ D(i,j) \\ H(i-1,j-1) + W(r_i,q_j) \end{cases}$$

- Smith-Waterman algorithm for sequence alignment
- □ 15 loads/stores, 35 arithmetic/logic ops
- ☐ Intel Xeon 14nm:
  - □ 37 cycles (latency), 81nj (energy)


$$I(i,j) = \max \begin{cases} H(i,j-1) - o \\ I(i,j-1) - e \end{cases}$$

$$D(i,j) = \max \begin{cases} H(i-1,j) - o \\ D(i-1,j) - e \end{cases}$$


$$H(i,j) = \max \begin{cases} 0 \\ I(i,j) \\ D(i,j) \\ H(i-1,j-1) + W(r_i,q_j) \end{cases}$$

Turakhia, Y., Bejerano, G. and Dally, W.J., Darwin: A Genomics Co-processor Provides up to 15,000 X Acceleration on Long Read Assembly. ASPLOS, 2018

- Smith-Waterman algorithm for sequence alignment
- □ 15 loads/stores, 35 arithmetic/logic ops
- ☐ Intel Xeon 14nm:
  - 37 cycles (latency), 81nj (energy)
- Darwin accelerator:
  - Latency: 1 cycle (37x speedup)
  - Energy: 3.1pj (26,000x reduction)




- One of the fundamental principals of DSAs
- Parallelism is usually hierarchal, e.g., multiple
   MAC units per processing element (PE), multiple
   PEs per module, multiple modules per system




S. Sridharan et al., "X-Former: In-Memory Acceleration of Transformers", IEEE TVLSI 2023

- One of the fundamental principals of DSAs
- Parallelism is usually hierarchal, e.g., multiple MAC units per processing element (PE), multiple PEs per module, multiple modules per system




S. Sridharan et al., "X-Former: In-Memory Acceleration of Transformers", IEEE TVLSI 2023

- One of the fundamental principals of DSAs
- Parallelism is usually hierarchal, e.g., multiple
   MAC units per processing element (PE), multiple
   PEs per module, multiple modules per system
- Memory organization is key to performance



S. Sridharan et al., "X-Former: In-Memory Acceleration of Transformers", IEEE TVLSI 2023

- One of the fundamental principals of DSAs
- Parallelism is usually hierarchal, e.g., multiple
   MAC units per processing element (PE), multiple
   PEs per module, multiple modules per system
- Memory organization is key to performance
- Parallel PEs must exploit locality




S. Sridharan et al., "X-Former: In-Memory Acceleration of Transformers", IEEE TVLSI 2023

- One of the fundamental principals of DSAs
- Parallelism is usually hierarchal, e.g., multiple
   MAC units per processing element (PE), multiple
   PEs per module, multiple modules per system
- Memory organization is key to performance
- Parallel PEs must exploit locality
- There should be ideally no cross-PE dependencies (we will see this in the UPMEM example)

### **DSAs: Parallelism in Darwin**


- Outer-loop: 64 PEs running alignment instances in parallel
  - No cross-PEs communication

#### **DSAs: Parallelism in Darwin**





- Outer-loop: 64 PEs running alignment instances in parallel
  - No cross-PEs communication
- Inner-loop: In each one of them, 64 special function units compute H, I, Ds in parallel
  - Only neighbors communicate

#### **DSAs: Parallelism in Darwin**




- Outer-loop: 64 PEs running alignment instances in parallel
  - No cross-PEs communication
- Inner-loop: In each one of them, 64 special function units compute H, I, Ds in parallel
  - Only neighbors communicate
- Speedup:
  - □ Specialization: 37x
  - Parallelization: 4034x
  - □ Total speedup: 150,000x






You, Y., et al. Fast LSTM by dynamic decomposition on cloud and distributed systems. Knowledge and Information Systems, 2020

- Recall from the last lecture that arithmetic is almost free; memory is expensive
  - I Data movement is prohibitively expansive




You, Y., et al. Fast LSTM by dynamic decomposition on cloud and distributed systems. Knowledge and Information Systems, 2020

- Recall from the last lecture that arithmetic is almost free; memory is expensive
- Data movement is prohibitively expansive
- □ Key: Use many small, local memory to
  - Minimize distance
  - Maximize reuse




You, Y., et al. Fast LSTM by dynamic decomposition on cloud and distributed systems. Knowledge and Information Systems, 2020


- Recall from the last lecture that arithmetic is almost free; memory is expensive
- Data movement is prohibitively expansive
- □ Key: Use many small, local memory to
  - Minimize distance
  - Maximize reuse
- Other optimizations:
  - Data compression
    - Increase the effective bandwidth/ capacity




Specialized hardware reduces overhead



- Specialized hardware reduces overhead
- In-order general purpose CPU spends>90% energy on overhead (instruction fetch, decode, data, control etc)



- Specialized hardware reduces overhead
- In-order general purpose CPU spends>90% energy on overhead (instruction fetch, decode, data, control etc)
- In OOO processor, this is over 99%



- Specialized hardware reduces overhead
- In-order general purpose CPU spends>90% energy on overhead (instruction fetch, decode, data, control etc)
- □ In OOO processor, this is over 99%
- Example:
  - □ ARM A-15, integer add: 250pj
  - 32-bit CMOS adder: 68fj (4000x less)

Extreme throughput-oriented processors


- Extreme throughput-oriented processors
- The basic computing unit of a GPU is called a CUDA core

- Extreme throughput-oriented processors
- The basic computing unit of a GPU is called a CUDA core
- CUDA cores are combined to form streaming multi-processors (SMs)


- Extreme throughput-oriented processors
- The basic computing unit of a GPU is called a CUDA core
- CUDA cores are combined to form streaming multi-processors (SMs)
- SMs are organized into grids

- Extreme throughput-oriented processors
- The basic computing unit of a GPU is called a CUDA core
- CUDA cores are combined to form streaming multi-processors (SMs)
- SMs are organized into grids
- Cores within an SM communicate via local (shared) memory

- Extreme throughput-oriented processors
- The basic computing unit of a GPU is called a CUDA core
- □ CUDA cores are combined to form streaming multi-processors (SMs)
- SMs are organized into grids
- Cores within an SM communicate via local (shared) memory
- SMs communicate via global (device) memory




- Nvidia V100 GPU
- 80 SM cores
- □ 64 FP32 ALUs per SM core
- 5120 FP32 ALUs per board



## **GPU** architecture and programming

CUDA programming language is used to program Nvidia GPUs



#### Regular application thread running on CPU (the "host")

```
const int Nx = 12;
const int Ny = 6;

dim3 threadsPerBlock(4, 3);
dim3 numBlocks(Nx/threadsPerBlock.x, Ny/threadsPerBlock.y);

// assume A, B, C are allocated Nx x Ny float arrays

// this call will launch 72 CUDA threads:

// 6 thread blocks of 12 threads each
matrixAdd<<<<numBlocks, threadsPerBlock>>>(A, B, C);
```

## **GPU** architecture and programming

CUDA programming language is used to program Nvidia GPUs

#### Regular application thread running on CPU (the "host")

```
const int Nx = 12;
const int Ny = 6;

dim3 threadsPerBlock(4, 3);
dim3 numBlocks(Nx/threadsPerBlock.x, Ny/
threadsPerBlock.y);

// assume A, B, C are allocated Nx x Ny float arrays

// this call will launch 72 CUDA threads:
// 6 thread blocks of 12 threads each
matrixAdd<<<<numBlocks, threadsPerBlock>>>(A, B, C);
```

#### **CUDA kernel definition**

## GPU architecture: V100 SM unit and programming




## Tensor processing unit (TPU)

- Google's ASIC for deep neural networks
- Specifically designed for inference
- Is programmed using Google's DSL named TensorFlow

#### Key idea:

- □ Dedicated modules for matrix-matrix multiplication (matmul), and other functions
  - □ 256 x 256 MAC units
- Scratchpad memories

## Tensor processing unit (TPU)




■ TPU follows the CISC type, typically 10-20 cycles per instruction (CPI)

- □ TPU follows the CISC type, typically 10-20 cycles per instruction (CPI)
- □ Reduced overhead, i.e., no program counter, branch instructions etc.


- □ TPU follows the CISC type, typically 10-20 cycles per instruction (CPI)
- □ Reduced overhead, i.e., no program counter, branch instructions etc.
- A handful (around a dozen) of instructions in total

- □ TPU follows the CISC type, typically 10-20 cycles per instruction (CPI)
- □ Reduced overhead, i.e., no program counter, branch instructions etc.
- A handful (around a dozen) of instructions in total
- Some key instructions are:
  - □ Read\_Host\_Memory: CPU memory → Unified Buffer (UB)
  - □ Read\_Weights: Weight memory → Weight FIFO
  - MatrixMatrixMultiply/Convolve: Perform MM, MV etc; input: UB, output: accumulator
  - □ Activate: Performs non-linear activations, e.g., ReLU; input: accumulator, output: UB
  - □ Write\_Host\_Memory: UB → CPU memory


- TPU is based on systolic arrays
  - More details:
     Kung, "Why systolic architectures?,
     Computers, 1982




- TPU is based on systolic arrays
  - More details:
     Kung, "Why systolic architectures?,
     Computers, 1982
- Uses dedicated memories
  - Dedicated buffers, accumulators



- TPU is based on systolic arrays
  - More details:Kung, "Why systolic architectures?,Computers, 1982
- Uses dedicated memories
  - Dedicated buffers, accumulators
- Invest resources in arithmetic units and memories (way more resources than a server-class CPU)




- TPU is based on systolic arrays
  - More details:Kung, "Why systolic architectures?,Computers, 1982
- Uses dedicated memories
  - Dedicated buffers, accumulators
- Invest resources in arithmetic units and memories (way more resources than a server-class CPU)
- Easiest form of parallelism (SIMD, systolic arrays), and specialization (8b data)




## Microsoft's Catapult and Brainwave

- FPGA based DSA for Al inference (edge as well as cloud)
- Catapult: 32MB of Flash memory,PCle connectivity
- Brainwave: Has dedicated deep-learning processing units (DPUs) soft-cores



## Intel's Crest

- Specifically designed for DNNs training
- 16-bit Fixed Point
- Multiple matmul units, operating on 32 x 32 size matrices
- Employs HBM + SRAM



## Apple's neural processing units (NPUs) and neural engine

- Your assignment to read on it and answer the following:
  - How is the micro-architecture?
  - How is it programmed?
  - What kind of parallelism is it using?
  - How does it compare to Google's TPU in the above aspects, and/or otherwise?

# Thank you!

asif.ali@uetpeshawar.edu.pk