# Computing in/using memory -- II

#### Asif Ali Khan

Fall Semester 2024


Department of Computer Systems Engineering


UET Peshawar, Pakistan


Nov 28, 2024

## Recap: Compute-in-memory (CIM)


- The CIM paradigm aims to completely eliminate the data movement
- □ The fundamental idea is to exploit the physical properties of the memory devices to perform computations
- Not every computation can be performed with every technology









## Recap: Emerging nonvolatile memories (NVMs)






Lim et al, 2015




- Other options: FeFET, FeRAM etc
- Each technology has its strengths and challenges
- □ PCM and MRAM receive a lot of traction in industry

Parkin et al, 2008


## Recap: CIM crossbar




- Program one operand into memristors devices (conductance)
- Enable all wordlines simultaneously and apply another operand as input
- ☐ The accumulated current at the bitlines using Kirchoff's law produces the outcome of dot product
- Analog domain computation results are approximate




 Performs bulk-bitwise logic operations in-memory (operands and output are stored in the same array)




- Performs bulk-bitwise logic operations in-memory (operands and output are stored in the same array)
- Have applications in cryptography, databases and other domains




- Performs bulk-bitwise logic operations in-memory (operands and output are stored in the same array)
- Have applications in cryptography, databases and other domains
- The fundamental idea is still current/charge sharing




- Performs bulk-bitwise logic operations in-memory (operands and output are stored in the same array)
- Have applications in cryptography, databases and other domains
- □ The fundamental idea is still current/charge sharing
- ☐ The exact implementation depends on the specific technology






■ Before discussing CIM-DRAM, lets first look at RowClone




Before discussing CIM-DRAM, lets first look at RowClone


If a DRAM cell is connected to a bitline that is at a stable state (either  $V_{DD}$  or 0) instead of the equilibrium state  $(\frac{1}{2}V_{DD})$ , then the data in the cell is overwritten with the data (voltage level) on the bitline.




□ To RowClone src to dst, ACTIVATE-ACTIVATE-PRECHARGE (AAP) is needed:



- □ To RowClone src to dst, ACTIVATE-ACTIVATE-PRECHARGE (AAP) is needed:
  - □ ACTIVATE src, the data appears on the bitlines (senseamps)




- □ To RowClone src to dst, ACTIVATE-ACTIVATE-PRECHARGE (AAP) is needed:
  - ACTIVATE src, the data appears on the bitlines (senseamps)
  - ACTIVATE dst, the stable bitline contents replaces contents of the dst row



- □ To RowClone **src** to **dst**, ACTIVATE-ACTIVATE-PRECHARGE (AAP) is needed:
  - ACTIVATE src, the data appears on the bitlines (senseamps)
  - ACTIVATE dst, the stable bitline contents replaces contents of the dst row
  - $\square$  A PRECHARGE command brings the bitline to the equilibrium state (VDD/2)

- □ Simultaneous activation of three rows in a DRAM array results in bit-wise majority
  - ☐ At least two cells have to be 1, for the output to be 1
  - The operation is called triple row activation (TRA)

- □ Simultaneous activation of three rows in a DRAM array results in bit-wise majority
  - At least two cells have to be one, for the output to be one
  - ☐ The operation is called *triple row activation* (TRA)




- Lets say A, B, C represent the state of the three cells
- $\Box$  The final state of the bitline is: AB + AC + BC


- Lets say A, B, C represent the state of the three cells
- ☐ The final state of the bitline is: AB + AC + BC
- $\Box$  This can be rewritten as: C.(A+B)+C'.(AB)

- □ Lets say A, B, C represent the state of the three cells
- ☐ The final state of the bitline is: AB + AC + BC
- $\Box$  This can be rewritten as: C.(A+B)+C'.(AB)
- By controlling C, we can implement both AND and OR operations
  - $\square$  C=1, to implement OR and C=0, to implement AND operation


- Lets say A, B, C represent the state of the three cells
- ☐ The final state of the bitline is: AB + AC + BC
- $\Box$  This can be rewritten as: C.(A+B)+C'.(AB)
- By controlling C, we can implement both AND and OR operations
  - $\square$  C=1, to implement OR and C=0, to implement AND operation
- Important: TRA destroys contents of the involved cells
  - Contents need to be copied to a different place first, if important/needed



□ Dedicated compute rows (B-group) to simplify the row-decoder design



- Dedicated compute rows (B-group) to simplify the row-decoder design
- $\Box$  The two control/constants rows (C-group) have constant 0 (C0) and 1 (C1)



- Dedicated compute rows (B-group) to simplify the row-decoder design
- The two control/constants rows (C-group) have constant 0 (C0) and 1 (C1)
- □ Majority of the rows are data rows (D-group), as in a typical DRAM array

- To perform a logic AND using Ambit:
  - 1. Copy A to TO
  - 2. Copy B to T1
  - 3. Copy C0 to T2
  - 4. Activate T0, T1, and T2 simultaneously
  - 5. Copy T0 to R (resultant row)

- To perform a logic AND using Ambit:
  - 1. Copy A to TO
  - 2. Copy B to T1
  - 3. Copy C0 to T2
  - 4. Activate T0, T1, and T2 simultaneously
  - 5. Copy TO to R (resultant row)
- □ For logical OR, copy C1 in step 3 instead of C0

- To perform a logic AND using Ambit:
  - 1. Copy A to TO
  - 2. Copy B to T1
  - 3. Copy C0 to T2
  - 4. Activate T0, T1, and T2 simultaneously
  - 5. Copy T0 to R (resultant row)
- □ For logical OR, copy C1 in step 3 instead of C0
- Now that you know all the needed steps, how would you perform Di & Dj, using AAP commands?

- To perform a logic AND using Ambit:
  - 1. Copy A to TO
  - 2. Copy B to T1
  - 3. Copy C0 to T2
  - 4. Activate T0, T1, and T2 simultaneously
  - 5. Copy T0 to R (resultant row)


```
AAP (Di, B0); T0 = Di
AAP (Dj, B1); T1 = Dj
AAP (C0, B2); T2 = 0
AAP (B12, Dk); Dk = T0 & T1
```

- For logical OR, copy C1 in step 3 instead of C0
- Now that you know all the needed steps, how would you perform Di & Dj, using AAP commands?

- To perform a logic AND using Ambit:
  - 1. Copy A to TO
  - 2. Copy B to T1
  - 3. Copy C0 to T2
  - 4. Activate T0, T1, and T2 simultaneously
  - 5. Copy TO to R (resultant row)


```
AAP (Di, B0); T0 = Di
AAP (Dj, B1); T1 = Dj
AAP (C0, B2); T2 = 0
AAP (B12, Dk); Dk = T0 & T1
```

- For logical OR, copy C1 in step 3 instead of C0
- Now that you know all the needed steps, how would you perform Di & Dj, using AAP commands?
- □ The NOT operation is implemented using inverted bitline, and specialized DRAM cells



Cout = Majority(A, B, Cin)


 $Sum = Majority(A, B, Cin, \overline{Cout}, \overline{Cout})$ 



$$Cout = Majority(A, B, Cin)$$

 $Sum = Majority(A, B, Cin, \overline{Cout}, \overline{Cout})$ 


■ Note that the operations are bit-serial



Cout = Majority(A, B, Cin)

 $Sum = Majority(A, B, Cin, \overline{Cout}, \overline{Cout})$ 


- Note that the operations are bit-serial
- ... but word-parallel



Cout = Majority(A, B, Cin)

 $Sum = Majority(A, B, Cin, \overline{Cout}, \overline{Cout})$ 

- Note that the operations are bit-serial
- ... but word-parallel
- Particularly useful for bulk additions on lowprecision numbers



## Other operations using CIM-DRAM

☐ Majority can also be used to implement other operations (logic, arithmetic)

## Other operations using CIM-DRAM

- Majority can also be used to implement other operations (logic, arithmetic)
- For masked counting using DRAM:
  - Assuming Johnson encoding
  - □ The shifting and invert-back can be implemented using basic in-DRAM ops.

## Other operations using CIM-DRAM

- Majority can also be used to implement other operations (logic, arithmetic)
- □ For masked counting using DRAM:
  - Assuming Johnson encoding
  - □ The shifting and invert-back can be implemented using basic in-DRAM ops.

$$b_i = (b_i \wedge \overline{m}) \vee (b_{i-1} \wedge m), \text{ where } i \in \{n, n-1, \dots, 2\}$$
  
 $b_1 = (b_1 \wedge \overline{m}) \vee (\overline{b_n} \wedge m)$ 

## **CIM-logic using memristors**


☐ The fundamental idea is similar to DRAM, i.e., multi-row activation

## **CIM-logic using memristors**

- □ The fundamental idea is similar to DRAM, i.e., multi-row activation
- The output is compared to a reference voltage

## CIM-logic using memristors

- □ The fundamental idea is similar to DRAM, i.e., multi-row activation
- The output is compared to a reference voltage



Thank you! asif.ali@uetpeshawar.edu.pk