

Date 10/10/2024

→ TPU, NPU

→ CPU and Memory

→ MAC units

$$c = a + b$$

$$d = c + f$$

→ Ultimate bottleneck is memory.

→ Harvard Arch. → separate data and instruction.

→ Dataflow Arch.

→ 10-100 ns

→ Main Memory is based on DRAM.

L1 → 1 cycle

L2 → few μ

L3 → few to cycles

→ Memory Locality

$$\begin{array}{l} c = a + b \\ d = c + f \end{array}$$

temporal
locality

Spatial

$$\begin{pmatrix} x_{00} & x_{01} & x_{02} & \dots \end{pmatrix} \begin{pmatrix} y_{00} \\ y_{01} \\ y_{02} \\ \vdots \end{pmatrix}$$

→ Pre-fetching

L1 is subset of L2
L2 is " " " " L3

→ DRAM

→ DIMM Module

Channel, ranks, banks

rank - 64 B data
bus width

→ 64 ms refresh rate of DRAM

→ Sense Amplifier → first sense then amplify

Peripheral Circuitry
→ A buffer

→ row buffer locality

→ MAIN

→ DRAM

→ Ramulator

→ closed row policy
reads are destructive (then restore data)

→ open row policy
to avoid precharging

→ order of commands → typical flow for every
ACI
RD
PRE

24/10/2024

Take $1K \times 1K$ matrix.

$LA \rightarrow MP$

INT 4B

$4B \times 1K$

Then note the execution time.

By Hiding we can exploit the temporal locality


for $\{i = 1 - 100\}$ {

for $\{j = 1 - 100\}$ {

for $\{i = i - 50\}$

for $j =$

$[-0 \text{ and } -3]$



0-1 Back & White
0-255 Grayscale.

metal

① DNNVSim
② CACTI

HBM \rightarrow High Bandwidth Channel

64B \rightarrow 4B

1 w/s 16 w/s

\hookrightarrow Decompression is an critical path

\rightarrow Latency & Throughput is same for non-pipelining system.

\rightarrow OOO processor

\hookrightarrow In order, keep pipeline in order.

\rightarrow Asm A15

SISD, SIMD

VL

$$\begin{bmatrix} A_{00} & A_{10} \\ \vdots & \vdots \end{bmatrix} \begin{bmatrix} b_{00} \\ b_{10} \end{bmatrix}$$

10

GPDs are SIMD

→ GPTV training resources

DSL → Domain Specific language.

→ Scratchpad memory.

↳ equivalent of cache but is software managed.

HML → multiple stack layers

Assignment #1

DRAM timing parameters

T_{ACT}

upto 20 different commands.

Date 31/10/2024

ES

→ GP

→ Compute bound


→ Memory // (bounded by load store)

Ops/byte $\uparrow \downarrow$

→ SPEC 2017 → benchmark for compute bound/
Memory //

→ Near Memory Computation

→ Two Categories ① CIM ② CUM



→ Cost Model,

→ must read "The Landscape"

→ fresh company upmem

→ DRAM near computation (1970s)

→ MRAM (main RAM)

→ WRAM (working //)

5000 DPUs

→ Software Emulated

↳ Software toolchain converts it int.

→ Synchronous / Asynchronous.

→ Gile LLVM has own IR.

→ MLIR → Multilevel IR

→ Lowermost flow.

→ BLAS → baseline for optimization.

→ Command for broadcast, Scatter and gather

→ Also also uses HBM memory.

→ A:M → 2 neighbor banks can communicate

→ GDDR & compressed plus HBM and HMC


→ In Memory Computing Next class.
DRAM, SRAM.

Date 7/11/2024


Crossbar
→ $O(n^3) - O(1)$

word size 512 - 4KB

CAMS → Good for searching.



→ SRAM are fastest



800k		100k	
LRS		HRS	
1		0	
800k	400k	200k	100k
11	10	01	00

→ Low Resistance State
High 11 11

→ Racetrack Memory → Similar to HDD

→ writing is extremely slow.

→ Endurance how many times a cell can be read/written.

→ Mem resistor

$$\begin{bmatrix} 1 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 1 \\ 0 & 1 & 0 \end{bmatrix} g \quad \begin{bmatrix} 1 \\ 0 \\ 1 \\ 0 \end{bmatrix} V$$

writing entire Matrix

→ kcl

→ ISAAC

Shift and hold.

→ PUMA Sim

→ Sim-P