Management and analysis of physics datasets, Part. 1

Third Laboratory

Antonio Bergnoli bergnoli@pd.infn.it 25/11/2019





Laboratory Introduction



Goals

- make some practice with sequential circuits.
- Exploit the configuration flash memory chip of the Arty7 board.



VHDL naming convention


Signals/components	Name
Clock	clk
Reset	rst
Input Port	port_in
Output Port	port_out
VHDL file name	entityname.vhd
Test bench file name	tb_entityname.vhd
Signal between 2 comps	sign_cmp1_cmp2
process name	p_name



Sequential Logic Circuits




Glitch (1)



So far we have assumed that the logic gates do not introduce a delay. In practice this does not happen.

Glitch (2)



Actually there is a brief delay between the input changing and the respective changing.

The spurious '1' is a **glitch**.

How reduce glitches?

- With extra combinatorial hardware. This design is not so simple.
- Design circuit glitches free. The logic: wait a certain amount of time, during with you do not consider the glitches. This is the idea behind the clocked circuits or sequential circuits.

Are they a problem? Depends on the circuit downstream the glitch. I.e., if there is a pulse counter, the final result of the counter will be wrong.




Sequential Elements - Code

cmb out <= a in and ab in;

```
entity cmb clk is
  Port (clk : in std logic;
                in std logic;
        rst :
        a in : in std logic;
        ab in : in std logic;
        cmb out : out std logic;
        ltch out : out std logic;
        ff out : out std logic):
end cmb clk:
architecture rtl of cmb clk is
begin
b ff: process(clk, rst, a in, ab in) is
  begin
  if rst = 'l' then
                                  FLIP-FLOP
     ff out <= '0':
   elsif rising edge(clk) then
     ff out <= a in and ab in;
   end if:
lend process;
p_ltch: process(clk, rst, a_in, ab_in) is
  begin
  if rst = 'l' then
     ltch out <= '0':
                                   LATCH
   elsif c\overline{l}k = '1' then
     ltch out <= a in and ab in;
   end if:
end process;
```




Sequential Elements - Schematic



Sequential Elements - Testbench

```
'architecture Behavioral of tb cmb clk is
component cmb clk is
 Port (clk : in std logic;
       rst : in std logic:
       a in : in std logic;
       ab in : in std logic;
       cmb out : out std logic;
       ltch out : out std logic:
       ff out : out std logic);
end component;
signal clk,rst : std logic; signal a,ab : std logic; signal cmb,ltch,ff : std logic;
begin
uut : cmb clk port map (clk=> clk, rst => rst, a_in => a, ab_in => ab, cmb_out => cmb, ltch_out => ltch, ff_out => ff);
p clk : process -- 100 MHz
 beain
   clk <= '0'; wait for 5 ns; clk <= '1'; wait for 5 ns;
 end process;
p rst : process
begin
   rst <= '1'; wait for 15 ns; rst <= '0'; wait;
 end process:
                 NOT delay
p cmb : process
begin
   a <= '0': wait for 0.2 ns: ab <= '1': wait for 67 ns:
    a <= '1'; wait for 0.2 ns; ab <= '0'; wait for 67 ns;
end process;
lend Behavioral:
```

Sequential Elements - Simulation



- A latch is sensitive to the level. In this example to '1'.
- $\,\blacksquare\,$ A Flip-Flop is sensitive to the edge. In this example to the rising edge $0\to 1.$
- A Flip-Flop is immune to glitches.
- In the next laboratories you use the Flip-Flops !!!



Notes on the code

- Inside a process the code lines are executed sequentially. Inside a process the code, you consider the behavior similar to C, Python ...
- The processes run in parallel.
- In the sensitivity list of a process, you write all their inputs .
- In the testbench file is good practice to use a process for the clock signal, one for the reset signal and one for the others signals.



Notes on the Clock and Reset

• In this laboratory you use an asynchronous reset.

```
if rst = '1' then
elsif rising edge(clk) then
end if;
```

- It is used to bring the circuit in a known state. That is the states (you will learn) and the output of the circuit are set to a default value.
- The clock in the board is provided by an oscillator at 100 MHz. It is connect to the pin E3 of the FPGA.

Counter



Counter and Led Blink

```
use IEEE.NUMERIC_STD.ALL;
entity blink is
  Port (clk : in std logic;
        rst : in std logic;
       y out: out std logic);
end blink:
architecture rtl of blink is
signal counter: unsigned (27 downto 0);
begin
p cnt: process(clk, rst) is
  begin
  if rst = '1' then
     counter <= (others => '0');
  elsif rising edge(clk) then
      counter <= counter + 1:
   end if:
end process;
end rtl:
```



Slower Counter

```
use IEEE.NUMERIC STD.ALL;
entity cnt is
 Port (clk :
                in std logic:
        rst :
                in std logic;
       v out:
                 out std logic vector(3 downto 0));
end cnt:
architecture rtl of cnt is
signal slow clk, slow clk p : std logic; signal counter : unsigned (27 downto 0);
signal slow_counter : unsigned (3 downto 0);
begin
p cnt: process(clk, rst) is
  begin
  if rst = '1' then
      counter <= (others => '0');
   elsif rising edge(clk) then
      counter <= counter + 1:
  end if:
end process:
slow clk <= counter(26);
p slw cnt: process(clk, rst, slow clk) is
  begin
  if rst = '1' then
      slow counter <= (others => '0');
   elsif rising edge(clk) then
      slow clk p <= slow clk:
      if slow clk = '1' and slow clk p = '0' then -- "RISING EDGE"
          slow counter <= slow counter + 1;
      end if:
  end if:
end process;
y out <= std logic vector(slow counter);</pre>
end rtl:
```



Slower Counter - few changes

- 1. Use btn0 as the reset button;
- 2. Use sw0 to change the counter incremental. If sw0 = 0 the counter increment itself, else it decrements itself.
- 3. Use sw1 to freeze the led status. If sw1 = '1' the counter is stuck.

In order to simulate with a testbench the entity *cnt*, *slow_clk* signal would be assigned at *counter*(3).

Then you create the bitstream and you download it into the FPGA.



Use of the SPI Flash Memory




Board Configuration

- You noticed that when the board is programmed and you power off it, at the boot afterward the board has been reset.
- To avoid this, you have to load the configuration file (.mcs) in the SPI flash memory.
- So at the next boot, the FPGA loads the configuration file from the flash, without waiting you load the bitstream.

In the next slides is described how to generate the mcs file and how to load it in the flash memory.


Flash Chip






Flash configuration (1) Tools \rightarrow Generate Memory

Configuration File \rightarrow



Flash configuration (2) Check "Memory Part", click "...", search


"mt25ql128-spi-x1_x2_x4" and "OK".





Flash configuration (2) Check "Memory Part", click "...", search


"mt25ql128-spi-x1_x2_x4" and "OK".





Flash configuration (3) In "Filename" insert the name of file, in


example case **top** and the path of the file. Suggestion: you create the file in the same folder of the bitstream file (.bit).



[ide]

Then leave "Interface field" at SPIx1, check "Load bitstream files" and select the bitstream file to be *translated* in .mcs format.

Flash configuration (4) Check "Disable bit swapping" and then "OK".




F. 1 1

27

Flash configuration (5)


- 1. Connect the evaluation board to PC by the usb cable.
- 2. Open Hardware Manager \rightarrow .
- 3. Open Target \rightarrow .
- 4. Auto Connect.
- 5. Right Click on "xc7a35t_0 (1)".
- There are no debug cores. Program device Refresh device.





Flash configuration (6)


- 1. "Add Configuration Memory Device".
- 2. search "mt25ql128-spi-x1_x2_x4" \rightarrow .
- 3. "OK" →.





Flash configuration (7)

- 1. Right click on the memory device.
- 2. Program Configuration Memory Device ... \rightarrow
- 3. Select the mcs file just created.
- 4. OK.





Flash configuration (8)

Close the Hardware Manager.

Disconnect the board.

Reconnect it.

Wait ...



Homework



Suggested exercises

- Redo 1,2,3, ..., N times the exercises regarding the blink of the led and the slower counter.
- Modify the slower counter exercise in this way :
 - 1. if SW0 = '0' the counter increments itself else it decrements itself;
 - 2. if SW1 = '1' the counter doubles its blinking frequency;
 - 3. if SW2 = '1' the counter halves its blinking frequency;
 - 4. if SW3 = '1' the counter freezes its state.

