

Management and analysis of physics datasets, Part. 1

Fourth Laboratory

Stefano Pavinato

5/12/2018

- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer
- 4 Homework

- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer
- 4 Homework


- Become familiar with the debug tools:
 - 1 ILA (Integrated Logic Analyzer);
 - 2 VIO (Virtual Input Output).

VHDL naming convention

Signals/components	Name
Clock	<i>clk</i>
Reset	<i>rst</i>
Input Port	<i>port_in</i>
Output Port	<i>port_out</i>
VHDL file name	<i>entityname.vhd</i>
Test bench file name	<i>tb_entityname.vhd</i>
Signal between 2 comps	<i>sign_cmp1_cmp2</i>
ila signal	<i>ila_signal</i>
vio signal	<i>vio_signal</i>
...	...

Implementation settings (1)


In order to have a faster implementation process, click on "Settings" →.



The screenshot displays the Quartus II software interface. The top menu bar includes File, Edit, Flow, Tools, Reports, Window, Layout, View, and Help. Below the menu bar is a toolbar with various icons. The main workspace is divided into several panels. On the left, the 'Flow Navigator' panel shows a tree structure with 'PROJECT MANAGER' expanded. Under 'PROJECT MANAGER', the 'Settings' option is highlighted with a red rectangle. Other options in this list include 'Add Sources', 'Language Templates', 'IP Catalog', 'IP INTEGRATOR', and 'SIMULATION'. The 'PROJECT MANAGER - debug' panel on the right shows a 'Sources' list with 'Design Sources (1)' expanded, containing 'top(rtl) (top.vhd) (2)'. Below the sources list are tabs for 'Hierarchy', 'IP Sources', 'Libraries', and 'Compile Options'. The 'Properties' panel at the bottom of the 'PROJECT MANAGER' section is empty, displaying the text 'Select an object to see properties'. On the far right, a 'Project Summary' panel is partially visible, showing sections for 'Settings', 'Synthesis', and 'Status'.

Implementation settings (2)

Click on "Implementation", uncheck "is_enabled" under the section "Opt Design" and "OK". **Please keep valid this configuration in all the next laboratories.**



```
entity top is
  Port (clk : in std_logic;
        rst : in std_logic;
        up_down_in : in std_logic;
        y_out: out std_logic_vector(3 downto 0)); -- CONNECT TO LD3, LD2, LD1, LD0
end top;

architecture rtl of top is

  signal slow_clk, slow_clk_p : std_logic;
  signal counter : unsigned (27 downto 0);
  signal slow_counter : unsigned (3 downto 0);

begin

  p_cnt: process(clk, rst) is
  begin
    if rst = '1' then
      counter <= (others => '0');
    elsif rising_edge(clk) then
      counter <= counter + 1;
    end if;
  end process;

  slow_clk <= counter(3);

  p_slw_cnt: process(clk, rst, slow_clk) is
  begin
    if rst = '1' then
      slow_counter <= (others => '1');
    elsif rising_edge(clk) then
      slow_clk_p <= slow_clk;
      if slow_clk = '1' and slow_clk_p = '0' then -- "RISING EDGE"
        if up_down_in = '0' then
          slow_counter <= slow_counter + 1;
        else
          slow_counter <= slow_counter - 1;
        end if;
      end if;
    end if;
  end process;

  y_out <= std_logic_vector(slow_counter);
```


Two questions


- 1 If you want reset the counter to a configurable value, how do you implement it?
- 2 Does this code work in the evaluation board?

- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer
- 4 Homework

- It is a configurable core that can drive internal signals inside the FPGA.
- It can also monitor the signals. But in this course it is used only to drive the inputs. Essentially it substitutes the buttons and the switches used so far.
- With the VIO you can test the design already in the board.
- It allows hardware tests using jtag (basically the usb cable).
- Summarizing from the GUI, through the VIO, you control the project downloaded in the FPGA.


VIO core creation (1)

IP Catalog →, search "VIO" and double click.




VIO core creation (2)

In "Input Probe count" insert ALWAYS zero and in this example in "Output Probe count" insert 3.




VIO core creation (3)

Open the window "PROBE_OUT Ports" (0 ... N) and insert the width for each port. Then "OK".




VIO core creation (4)

Click in "Generate".



VIO core creation (5)


Click in "Background".



And the "OK" → in the window "Out-of-context module run" was launched for generating output products".

VIO declaration and instantiation (1)

Open the file "vio_0.vho" in the window "IP Sources", under the section "Instantiation Template".



VIO declaration and instantiation (2)

Copy the code inside the blue rectangle in the top module under the "architecture line" and the code inside the green rectangle in the top module above the end of the "architecture."

```
-- The following code must appear in the VHDL architecture header.  
  
-- Basic Cut here for COMPONENT Declaration ----- COMP_TAG  
  
COMPONENT vio_0  
  PORT (  
    clk : IN STD_LOGIC;  
    probe_out0 : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);  
    probe_out1 : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);  
    probe_out2 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)  
  );  
END COMPONENT;  
  
-- COMP_TAG_END ----- End COMPONENT Declaration -----  
  
-- The following code must appear in the VHDL architecture  
-- body. Substitute your own instance name and net names.  
  
-- Basic Cut here for INSTANTIATION Template ----- INST_TAG  
  
our_instance_name : vio_0  
  PORT MAP (  
    clk => clk,  
    probe_out0 => probe_out0,  
    probe_out1 => probe_out1,  
    probe_out2 => probe_out2  
  );
```

VIO declaration and instantiation (3)

Rename the instantiation name. For example "vio0".

```
architecture rtl of top is  
  
    signal slow_clk, slow_clk_p : std_logic;  
    signal counter : unsigned (27 downto 0);  
    signal slow_counter : unsigned (3 downto 0);  
  
    -- debug components
```

```
COMPONENT vio_0  
    PORT (  
        clk : IN STD_LOGIC;  
        probe_out0 : OUT STD_LOGIC_VECTOR(0 DOWNT0 0);  
        probe_out1 : OUT STD_LOGIC_VECTOR(0 DOWNT0 0);  
        probe_out2 : OUT STD_LOGIC_VECTOR(3 DOWNT0 0)  
    );  
END COMPONENT;
```

```
begin  
  
    . . . . .  
    . . . . .  
    . . . . .
```

```
-----  
--          DEBUG          --  
-----
```

```
io0 : vio_0  
    PORT MAP (  
        clk => clk,  
        probe_out0 => probe_out0,  
        probe_out1 => probe_out1,  
        probe_out2 => probe_out2  
    );
```

```
end rtl;
```

Inside the blue rectangle there is the declaration of the internal signals to be connected to the VIO probes.

```
-- debug signals
signal vio_rst, vio_up_down : std_logic;
signal vio_slow_counter : std_logic_vector (3 downto 0);
```

VIO internal signals (2)

Now connect the VIO probes to the VHDL code. That is substitute the input signals with the VIO signals.


```
p_cnt: process(clk, vio_rst) is
begin
    if vio_rst = '1' then
        counter <= (others => '0');
    elsif rising_edge(clk) then
        counter <= counter + 1;
    end if;
end process;

slow_clk <= counter(3);

p_slw_cnt: process(clk, vio_rst, slow_clk) is
begin
    if vio_rst = '1' then
        slow_counter <= unsigned(vio_slow_counter);
    elsif rising_edge(clk) then
        slow_clk_p <= slow_clk;
        if slow_clk = '1' and slow_clk_p = '0' then -- "RISING EDGE"
            if vio_up_down = '0' then
                slow_counter <= slow_counter + 1;
            else
                slow_counter <= slow_counter - 1;
            end if;
        end if;
    end if;
end process;
```

VIO programming (1)

Program the FPGA.



VIO programming (2)

Click on "+".


The screenshot displays the Xilinx Vivado IDE interface. On the left, the 'Project Navigator' pane shows the 'PROGRAM AND DEBUG' section expanded, with 'Open Hardware Manager' selected. The main workspace is divided into three panes:

- Hardware Manager:** Shows a tree view of the hardware. Under 'localhost (1)', there is a 'xilinx_tclDipNet/2103194...' entry, which contains 'xc7a25t_0 (2)'. This entry is expanded to show 'XADC (System Monitor)' and 'hw_vio_1 (viod)'. The 'hw_vio_1 (viod)' entry is selected, and its status is 'OK - Outputs'.
- Hardware Device Properties:** Displays properties for the selected device 'xc7a25t_0'. The properties include: Name: xc7a25t_0, Part: xc7a25t, ID code: 0362D093, Bit length: 6, Status: Programmed, Programming file: c:\xilinx\debug\runslmp1_l1to..., Probes file: tcldebugdebug\runslmp1_l1to..., and User chain count: 4.
- Dashboard Options:** A panel on the right side of the Hardware Manager pane, currently empty.

At the bottom of the IDE, the 'Tcl Console' pane shows the output of a Tcl script. The script includes commands like 'set_property PROGRAM_FILE', 'program_hw_devices', and 'dpm'. The output shows the device 'xc7a25t_0' is programmed with a design that has 1 VIO core(s).


VIO programming (3)

Select the VIO probes.



VIO programming (4)

Right click on each of the three signals. Change the option of the *vio_rst* and *vio_up_down* in "Toggle Button" and the option of the *vio_slow_counter* in "Radix" → "Unsigned Decimal".



top.vhd x vio_0.vho x hw_vios x

hw_vio_1

Dashboard Options

Q [] [] [] [] []

Name	Value	Activity	Direction	VIO
vio_rst	[B] 0		Output	hw_vio_1
> vio_slow_counter[3:0]	[H] 0		Output	hw_vio_1
vio_up_down	[B] 0		Output	hw_vio_1

VIO programing (5)

Try to reset the board and change in real-time the reset value of the counter.

top.vhd x vio_0.vho x hw_vios x

hw_vio_1

Dashboard Options

Q [Filter] [Sort] [Add] [Remove]


Name	Value	Activity	Direction	VIO
vio_rst	0		Output	hw_vio_1
> vio_slow_counter[3:0]	[U] 0		Output	hw_vio_1
vio_up_down	0		Output	hw_vio_1

- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer**
- 4 Homework

- It is a configurable core that can monitor the internal signals inside the FPGA. Essentially it substitutes the leds used so far.
- It can be considered an oscilloscope inside the FPGA.
- It allows hardware tests using jtag (basically the usb cable).
- Summarizing from the GUI, through the ILA, you can monitor and check the evolution of the output and internal signals.

ILA core creation (1)

Probably you have to click on "PROJECT MANAGER". Then IP Catalog →, search "ILA" and double click.



The screenshot displays the Xilinx IDE interface with three main windows:

- PROJECT MANAGER** (left sidebar): Shows a tree view with "PROJECT MANAGER" highlighted. Below it are "Settings", "Add Sources", "Language Templates", "IP Catalog", "IP INTEGRATOR", "SIMULATION", and "RTL ANALYSIS".
- HARDWARE MANAGER** (middle): Shows a table of hardware components. The table has columns "Name" and "Status".

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/210319A...	Open
xc7a35t_0 (2)	Programmed
XADC (System Monitor)	
hw_vio_1 (vio0)	OK
- IP Catalog** (right): Shows a list of IP cores. The search bar contains "ila". The "Cores" tab is selected. The list includes "Vivado Repository", "Alliance Partners", "Xylon", "Multilayer Video Controller", "Debug & Verification", "Debug", "ILA (Integrated Logic Analyzer)", "System ILA", "Video & Image Processing", and "Multilayer Video Controller". The "ILA (Integrated Logic Analyzer)" entry is highlighted.

ILA core creation (2)

In "Number of Probes" insert, for this example, 2.

☐ Show disabled ports




Diagram of the ILA core block showing three input ports: **clk**, **probe0[0:0]**, and **probe1[0:0]**.

Component Name

To configure more than 64 probe ports use Vivado Tcl Console

General Options

Monitor Type

☒ Native ☐ AXI

Number of Probes [1...1024]

Sample Data Depth

☒ Same Number of Comparators for All Probe Ports

Number of Comparators


☐ Trigger Out Port

☐ Trigger In Port

Input Pipe Stages


ILA core creation (3)

Open the window "PROBE_Ports" (0 ... N) and insert in the fields "Probe Width" 1 for PROBE0 and 4 for PROBE1. Then "OK".



VIO core creation (4)

Click in "Generate". Then click in "Background".



And the "OK" → in the window "Out-of-context module run was launched for generating output products".

ILA declaration and instantiation (1)

Open the file "ila_0.vho" in the window "IP Sources", under the section "Instantiation Template".

The screenshot shows the IP Sources window with the following structure:

- IP (2)
 - ila_0 (38)
 - Instantiation Template (1)**
 - ila_0.vho**
 - Synthesis (28)
 - Simulation (3)
 - Change Log (1)
 - ila_0.dcp
 - ila_0_sim_netlist.vhdl
 - ila_0_sim_netlist.v
 - ila_0_stub.vhdl
 - ila_0_stub.v
 - vio_0 (19)

The 'Source File Properties' for 'ila_0.vho' are:

- Enabled: ☒
- Location: /home/stefano/Documents/lavoro/corso
- Type: VHDL Template
- Size: 3.0 KB
- Modified: Today at 19:51:02 PM

The VHDL code in the editor is as follows:

```
43 --  
44 -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED A  
45 -- PART OF THIS FILE AT ALL TIMES.  
46 --  
47 -- DO NOT MODIFY THIS FILE.  
48 --  
49 ----- Begin Cut here for COMPONENT Declaration ----  
50 COMPONENT ila_0  
51  
52 PORT (  
53     clk : IN STD_LOGIC;  
54  
55     probe0 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);  
56     probe1 : IN STD_LOGIC_VECTOR(3 DOWNTO 0)  
57 );  
58 END COMPONENT ;  
59  
60  
61 ----- COMP_TAG_END ----- End COMPONENT Declaration -----  
62  
63 -- The following code must appear in the VHDL architecture  
64 -- body. Substitute your own instance name and net names.  
65  
66 ----- Begin Cut here for INSTANTIATION Template --  
67  
68  
69  
70 your_instance_name : ila_0  
71 PORT MAP (  
72     clk => clk,  
73  
74     probe0 => probe0,  
75     probe1 => probe1  
76 );  
77  
78  
79
```

ILA declaration and instantiation (2)

Copy the code inside the blue rectangle in the top module under the "architecture line" and the code inside the green rectangle in the top module above the instantiation of the VIO.

The screenshot displays the Vivado IDE interface. On the left, the IP catalog shows the 'ila_0' IP block selected, with its 'Instantiation Template (1)' highlighted. Below this, the 'Source File Properties' window for 'ila_0.vho' is shown, indicating it is an enabled VHDL Template. On the right, the Verilog code for the 'ila_0' module is displayed. A blue rectangle highlights the component declaration and port map, while a green rectangle highlights the instantiation code block.

```
43 --  
44 -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED A  
45 -- PART OF THIS FILE AT ALL TIMES.  
46 --  
47 -- DO NOT MODIFY THIS FILE.  
48 --  
49 ----- Begin Cut here for COMPONENT Declaration ----  
50 COMPONENT ila_0  
51  
52 PORT (  
53     clk : IN STD_LOGIC;  
54  
55     probe0 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);  
56     probe1 : IN STD_LOGIC_VECTOR(3 DOWNTO 0)  
57 );  
58  
59 END COMPONENT ;  
60  
61 ----- COMP_TAG_END ----- End COMPONENT Declaration -----  
62  
63 -- The following code must appear in the VHDL architecture  
64 -- body. Substitute your own instance name and net names.  
65  
66 ----- Begin Cut here for INSTANTIATION Template --  
67  
68  
69  
70 your_instance_name : ila_0  
71 PORT MAP (  
72     clk => clk,  
73  
74  
75     probe0 => probe0,  
76     probe1 => probe1  
77 );  
78  
79
```


ILA internal signals (1)

Inside the blue rectangle there is the declaration of the internal signals to be connected to the ILA probes.

```
signal ila_up_down : std_logic;  
signal ila_y : std_logic_vector (3 downto 0);  
  
begin  
  
] p_cnt: process(clk, vio_rst) is...  
  
    slow_clk <= counter(3);  
  
] p_slw_cnt: process(clk, vio_rst, slow_clk) is...  
  
    y_out <= std_logic_vector(slow_counter);  
  
  
    ila_up_down <= vio_up_down;  
    ila_y <= std_logic_vector(slow_counter);  
    ila0 : ila_0  
    PORT MAP (  
        clk => clk,  
        probe0(0) => ila_up_down,  
        probe1 => ila_y  
    );
```


ILA internal signals (2)

Now connect the ILA probes to the VHDL code.

```
signal ila_up_down : std_logic;  
signal ila_y : std_logic_vector (3 downto 0);  
  
begin  
  
] p_cnt: process(clk, vio_rst) is...  
  
    slow_clk <= counter(3);  
  
] p_slw_cnt: process(clk, vio_rst, slow_clk) is...  
  
    y_out <= std_logic_vector(slow_counter);  
  
    ila_up_down <= vio_up_down;  
    ila_y <= std_logic_vector(slow_counter);  
] ila0 : ila_0  
PORT MAP (  
    clk => clk,  
    probe0(0) => ila_up_down,  
    probel => ila_y  
);
```

ILA programing (1)

Program the FPGA.



ILA programming (2)


Click on "Run trigger immediate for this ILA core". Symbol >>.

The screenshot displays the Xilinx Hardware Manager interface. The top window is titled "HARDWARE MANAGER - localhost/wilink_tcf/Digilent/Z10319A43685A". The left sidebar shows a tree view of the hardware components, including "xc7a35t_0 (3)" and its sub-components: "XADC (System Monitor)", "hw_ila_1 (ila0)", and "hw_vio_1 (vio0)". The "hw_ila_1 (ila0)" component is selected, and its properties are shown in the "ILA Core Properties" panel. The properties include: Name: hw_ila_1, Cell: ila0, Device: xc7a35t_0, HW core: core_2, Capture sample count: 0 of 1024, and Core status: Idle.

The main window displays the "Waveform - hw_ila_1" view. The waveform is currently idle, and the "Run trigger immediate for this ILA core" button (represented by a double right arrow symbol >>) is highlighted with a green box. Below the waveform, the "Settings - hw_ila_1" panel shows the "Core status" as Idle and the "Capture status" as Window 1 of 1. The "Trigger Setup - hw_ila_1" panel is also visible, showing the "Capture Setup" section with a prompt to "Press the + button to add probes."

Name	Value	0	1	2	3	4	5	6	7	8
ila_up_down										
ila_y[3:0]										

ILA programming (3)



- ILA core has an important feature: the trigger option.
- The most used option is the positive edge transition trigger.
- Basically with this option you say to the ILA core to start the acquisition when the trigger event happens.

For example, in this laboratory, we say to the ILA "Start the acquisition when the up_down signal changes from '0' to '1'".

ILA trigger (2)

In the window "Trigger Setup", press "+", select `ila_up_down` signal and change the "Value" in "R".

15:49

Trigger Setup - hw_ila_1 x Capture Setup - hw_ila_1

Name	Operator	Radix	Value	Port
ila_up_down	==	[B]	R	probe0[0]

ILA trigger (3)

Set the "Trigger position in window", for example, at 128 and now press "Run trigger for this ILA core".

The screenshot displays the Xilinx Hardware Manager interface. The top window shows the 'Hardware' tree with the 'hw_ila_1' core selected. The 'Debug Probe Properties' window for 'ila_up_down' is open, showing 'Source: NETLIST', 'Type: ILA', 'Probe type: Data and Trigger', and 'Width: 1'. The 'Display Name' section shows 'Long name: ila_up_down' selected. The 'Waveform' window for 'hw_ila_1' is open, showing a table of data with a yellow vertical line at position 128. The 'Settings - hw_ila_1' window is open, showing 'Capture Mode Settings' with 'Capture mode: ALWAYS', 'Number of windows: 1', 'Window data depth: 1024', and 'Trigger position in window: 128'. The 'Trigger Setup' window is also open, showing the 'ila_up_down' trigger.

Hardware Manager - localhost/xilinx_tcf/Digilent/210319A43685A

Hardware

- localhost (1)
 - xilinx_tcf/Digilent/210319A43685A
 - xc7a35t_0 (3)
 - XADC (System Monitor)
 - hw_ila_1 (ila0) **Idle**
 - hw_vio_1 (vio0) **Outputs out...**

Debug Probe Properties

ila_up_down

Source: NETLIST
Type: ILA
Probe type: Data and Trigger
Width: 1

Display Name

☒ Long name: ila_up_down
☐ Short name: ila_up_down
☐ Custom name:

Waveform - hw_ila_1

ILA Status: Idle

Run trigger for this ILA core

Name	Value
ila_up_down	0
ila_y[3:0]	2

Updated at: 2018-Nov-26 20:15:49

Settings - hw_ila_1

Capture Mode Settings


Capture mode: ALWAYS
Number of windows: 1 [1 - 1024]
Window data depth: 1024 [1 - 1024]
Trigger position in window: 128 [0 - 1023]

Trigger Setup - hw_ila_1

Name	Operator
ila_up_down	==

ILA trigger (4)

In the window "hw_vios" toggle the button "vio_up_down" in order to have a transition $0 \rightarrow 1$ and then check what happened in the window "hw_ila_1".



- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer
- 4 Homework

- Redo this exercise and the exercises of the past laboratories (in particular the 4 bit adder) driving the inputs with the VIO core and monitoring the outputs with the ILA core.