

Management and analysis of physics datasets, Part. 1

Sixth Laboratory

Stefano Pavinato

19/12/2018

1 Laboratory Introduction

2 Finite State Machine

3 FSM in VHDL

- Counter as FSM

4 Homework

1 Laboratory Introduction

2 Finite State Machine

3 FSM in VHDL
■ Counter as FSM

4 Homework

- Introduction to FSM (Finite State Machine).
- FSM in VHDL.

VHDL naming convention

Signals/components	Name
Clock	<i>clk</i>
Reset	<i>rst</i>
Input Port	<i>port_in</i>
Output Port	<i>port_out</i>
VHDL file name	<i>entityname.vhd</i>
Test bench file name	<i>tb_entityname.vhd</i>
Signal between 2 comps	<i>sign_cmp1_cmp2</i>
Process name	<i>p_name</i>
state name	<i>s_name</i>
...	...

1 Laboratory Introduction

2 Finite State Machine

3 FSM in VHDL

- Counter as FSM

4 Homework

Finite-state machine


From Wikipedia, the free encyclopedia

"State machine" redirects here. For infinite state machines, see [State transition methodology](#), see [State machine replication](#).

"SFSM" redirects here. For the Italian railway company, see [Circumvesuviana](#).

"Finite Automata" redirects here. For the electro-industrial group, see [Finit](#).

A **finite-state machine (FSM)** or **finite-state automaton (FSA**, plural: *automata*), **finite automaton**, or simply a **state machine**, is a mathematical [model of computation](#). It is an [abstract machine](#) that can be in exactly one of a finite number of [states](#) at any given time. The FSM can change from one state to another in response to some external [inputs](#); the change from one state to another is called a *transition*. An FSM is defined by a list of its states, its initial state, and the conditions for each transition.



- 1 A FSM can be implemented in hardware, firmware (VHDL) or software.
- 2 It is an abstract machine that can be in only one of a finite number of states defined by a user.
- 3 It is in one state at any time.
- 4 It changes from one state to another when there is a trigger event or a given condition, that is named transition.

Essentially you formalize these concepts:

- when you have done these things wait for a certain time;
- when you have done these things wait for an event;
- when you have done these things wait for a sequence of events;
- when something happens do something:
 - move to another state;
 - stay in that state;
 - come back to one or few states.

In order to simplify, in this laboratory, we consider that for each state is associated an action or an output.


Unlocking of the smartphone.

The prevalent sequence of events for unlock it:

- 1 the smarthphone is in idle state;
- 2 press the button (B) to enable the screen. If B is re-pressed the screen is deactivated.
- 3 insert the code (P) once. If it is right the smartphone is unlocked and in a state ready for a new event. Else ..
- 4 insert the code (P) twice. If it is right the smartphone is unlocked and in a state ready for a new event. Else ..
- 5 insert the code (P) for the third time. If it is right the smartphone is unlocked and in a state ready for a new event. Else it goes in a permanent locked state.

Basic example (2)

In order to simplify the state diagram, when the FSM is in idle state no attempts to insert the password were tried previously.



1 Laboratory Introduction

2 Finite State Machine


3 FSM in VHDL

- Counter as FSM

4 Homework


Moore Machine

In this laboratory, only the Moore FSM machine is considered. Essentially in this type of FSM the output depends only on the current state of the machine itself.




Practical example (1)

The VHDL code given behaves like a Moore FSM. It can recognize a certain input sequence. In this case $0 \rightarrow 1 \rightarrow 0 \rightarrow 1$. When this sequence is recognized the output goes high.



Practical example (2)



- The code to define and declare the states of the FSM.

```
type state is (s_idle, s_0xxx, s_0lxx, s_0l0x, s_0l0l);  
signal state_curr, state_next: state;
```

- The code that describes the "Current State Register" block.


```
p_reg : process(clk,rst) is  
begin  
    if rst = '1' then  
        state_curr <= s_idle;  
    elsif rising_edge(clk) then  
        state_curr <= state_next;  
    end if;  
end process;
```


- The code that describes the "Next State Logic" block.


```
p cmb : process(state curr, x in) is
begin
    case state_curr is
        when s_idle =>...
        when s_0xxx =>...
        when s_0lxx =>...
        when s_0l0x =>...
        when s_0l0l =>...
        when others =>...
    end case;
end process;
```

- The code that describes the "Output logic" block, is simply
 $y_out \leq y$.

fsm.vhd RTL Schematic (1)



fsm.vhd RTL Schematic (2)




- Basically there is a more practical way to implement a Moore FSM in VHDL.
- Essentially the two processes "Current State Register" and "Next State Logic" are merged together.
- You have less code to write and just one signal state type.
- It is more flexible.

Notes on the code fsm_1.vhd (2)


This is the typical way to slow down the clock or in this case to produce a pulse with a width greater than one clock cycle.

```
p_fsm : process(clk,rst, x_in) is
  variable cnt : integer;
begin
  if rst = '1' then
    state_fsm <= s_idle;
    y <= '0';
    cnt := 0;
  elsif rising_edge(clk) then
    case state_fsm is
      when s_idle =>...
      when s_0xxx =>...
      when s_0lxx =>...
      when s_0l0x =>...
      when s_0l01 =>
        if cnt < WTIME then
          cnt := cnt + 1;
          state_fsm <= s_0l01;
        else
          cnt := 0;
          state_fsm <= s_idle;
        end if;
        y <= '1';
      when others =>
        state_fsm <= s_idle;
      end case;
    end if;
  end process;
```

fsm_1.vhd RTL Schematic (1)



fsm_1.vhd RTL Schematic (2)



- In the VHDL code that you write, use the more practical way to write a Moore FSM (i.e. fsm_1.vhd).
- Label the state in a consistent way. For example, **no** S_1, S_2, S_3 ...
- In each state is very good practice define the next state for each combination of the inputs.
- Use always **when others =>**.


1 Laboratory Introduction

2 Finite State Machine

3 FSM in VHDL
■ Counter as FSM

4 Homework

A counter can be seen as a FSM, where each state represents a value of the counter.



1 Laboratory Introduction

2 Finite State Machine

3 FSM in VHDL
■ Counter as FSM

4 Homework

- Implement the counter as a FSM, described by the state diagram of the slide 26. Then the counting has to be visible in the evaluation board leds.
- Write the code that describes a FSM that recognizes a sequence $0 \rightarrow 1 \rightarrow X \rightarrow 1 \rightarrow 1$, where X is a don't care condition.