# Management and analysis of physics datasets, Part. 1

First Laboratory

Stefano Pavinato 22/11/2018



### Outline



- 1 Laboratory Introduction
- 2 New Project
- 3 Hello World
- 4 Homework

### Outline



- 1 Laboratory Introduction
- 2 New Project
- 3 Hello World
- 4 Homework

#### Goals



- Become familiar with the Xilinx Vivado IDE.
- Implement the VHDL "Hello World". Then synthesize, simulate and download the project in the Artix-7 FPGA Development Board.

#### Run Vivado



#### Windows

Double click on the icon created during the installation project.

#### Linux

 $source < \!installpath \!\!> \! / Vivado/2018.2/settings 64.sh ~\&\&~vivado$ 

# VHDL naming convention



Signals/components	Name
Clock	clk
Reset	rst
Input Port	port_in
Output Port	port_out
VHDL file name	entityname.vhd
Test bench file name	tb_entityname.vhd

#### Outline




- 1 Laboratory Introduction
- 2 New Project
- 3 Hello World

4 Homework

#### Presentation screen





### Make a new project (1)



 $\mathsf{File} \to \mathsf{Project} \to \mathsf{New} \dots$ 





#### Create a New Vivado Project

This wizard will guide you through the creation of a new project.

To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part.

# Make a new project (2)



```
Project name : hello_world;
2 Check "Create project subdirectory";
3 Next \rightarrow:
4 Check "RTL Project";
5 Next \rightarrow:
6 Target language : VHDL;
7 Simulator language : VHDL;
8 Next \rightarrow:
9 Next \rightarrow:
10 Search : xc7a35tcsg324-1;
11 Next \rightarrow:
12 Finish \rightarrow.
```


#### **Evaluation Board - FPGA**





### Make a new project (3)






### Outline



- 1 Laboratory Introduction
- 2 New Project
- 3 Hello World
- 4 Homework

#### Hello World






#### Make the source file



- 1 Add sources;
- 2 Check "Add or create design sources";
- 3 Next  $\rightarrow$ ;
- 4 Check "Create File";
- 5 File name: "top";
- 6 OK  $\rightarrow$ .
- **7** Finish  $\rightarrow$ ;
- 8 OK  $\rightarrow$ .
- 9 Yes  $\rightarrow$ .

# Make the source file (1)






# Make the source file (2)



#### Duoble click on top.vhd.



### Make the source file (3)



```
library IEEE;
use IEEE.STD LOGIC 1164.ALL:
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
-- use UNISIM. VComponents.all:
entity top is
 Port (btn in: in std logic:
        led out : out std logic );
end top:
architecture Behavioral of top is
begin
led out <= btn in:
end Behavioral:
```

# Synthesis (1)




#### Why we need it?

- To check possible errors in the code.
- To translate the VHDL code in a netlist. A netlist is a list of the logic gates, flip-flops, other components and a list of the connections between them.

# Synthesis (2)



- **1** Run Synthesis  $\rightarrow$ ;
- **2** Cancel  $\rightarrow$ ;
- **3** Open Synthesized Design  $\rightarrow$ ;
- 4 Schematic.



# Implementation (1)



- In order to link the VHDL code to the FPGA pin, it is essential write a constraint file (.xdc);
- therefore we need two files: the schematic of the evaluation board and the xdc file of the FPGA mounted on the board;
- SCHEMATIC.
- XDC;

#### In this first example:

- The input (btn\_in) has to be connected to the btn0 button.
- The output (led\_out) has to be connected to the led0. (In particular to the blue led.  $\rightarrow$  LED0\_B)

# Implementation (2)



Find in the **schematic** btn0.

C10	TO L6N T0 VREF 16   D9   BTN0
-----	-------------------------------

It is connected to the FPGA pin D9.

# Implementation (3)



Find in the **schematic** led0\_b.

IO L16N T2 35	CI CK_33
IO_L17P T2 35	H1 CK_MOSI
	G1 CK_MISO
IO_L17N_T2_35	
IO_L18P_T2_35	E1 LEDO_B
IO_L18N_T2_35	LEDU_K
IO_L19P_T3_35	F6 LEDO_G
IO_L19N_T3_VREF_35	G4 LED1_B
IO_L20P_T3_35	G3 LED1_R
IO_L20N_T3_35	J4 LED1_G
IO_L21P_T3_DQS_35	H4 LED2_B
IO_L21N_T3_DQS_35	J3 LED2_R
IO_L22P_T3_35	J2 LED2_G
IO_L22N_T3_35	K2 LED3_B
IO_L23P_T3_35	K1 LED3_R

It is connected to the FPGA pin **E1**.

# Implementation (4)




- 1 Add sources;
- Check "Add or create constraints";
- 3 Next  $\rightarrow$ ;
- 4 Check "Create File";
- **5** File name: "mapping";
- **6** Finish  $\rightarrow$ ;

### Implementation (5)



#### Open the file mapping.xdc.



# Implementation (6)



- Open the file <u>XDC</u> previously downloaded and find **D9** and E1;
- Copy the equivalent lines in the file mapping.xdc;
- 3 Substitute led\_out for led0\_b;
- 4 Substitute btn\_in for btn[0];
- **5** Uncomment the lines (Delete #).

### Implementation (7)



#### Why we need it?

- To "merge" the netlist and the constraint file, creating a unique design project file.
- To map the components listed in the netlist, in the resources provided by the FPGA.
- To place the resources in the chip and to route them together according to the constraints.
- **1** Run Implementation  $\rightarrow$ ;

# Programming (1)



Generate Bitstream  $\rightarrow$ ;


#### Why we need it?

- To generate the bitstream file (.bit);
- this file represent the final configuration to set the FPGA;
- the file is then downloaded into the FPGA.

# Programming (2)




- 1 Connect the evaluation board to PC by the usb cable.
- **2** Open Hardware Manager  $\rightarrow$ .
- **3** Open Target  $\rightarrow$ .
- 4 Auto Connect.



# Programming (3)






# Programming (4)



Program device  $\rightarrow$ .



(If not checked, check "Enable end of startup check".) Program device  $\rightarrow$ .

# Programming (5)



Try to press btn0.

### Outline



- 1 Laboratory Introduction
- 2 New Project
- 3 Hello World
- 4 Homework

#### Suggested exercises



- Redo 1,2,3, ..., N times the exercise "Hello World".
- Get the code more complicated (a little bit). For example instantiate more inputs. Hence repeat each step of "Hello World". An example is reported in the next slide.
- Other complications. More inputs and more outputs.

#### Hello World with two inputs



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
I
entity top is
    Port (btn_in: in std_logic_vector(1 downto 0);
    led_out : out std_logic );
    architecture Behavioral of top is
begin
led_out <= btn_in(0) xor btn_in(1);
end Behavioral;</pre>
```

```
        set_property -dict { PACKAGE_PIN El
        IOSTANDARD LVCMOSS3 } [get_ports { led_out }]; #IO_LIBN_T2_35 Sch=led@_b

        set_property -dict { PACKAGE_PIN D9 set_property -dict { PACKAGE_PIN A8 IOSTANDARD LVCMOSS3 } [get_ports { btn_in[0]}]; #IO_LIBN_T2_35 Sch=led@_b

        IOSTANDARD LVCMOSS3 } [get_ports { btn_in[0]}]; #IO_LIBN_T2_35 Sch=led@_b
```