Management and analysis of physics datasets, Part. 1

Fourth Laboratory

Stefano Pavinato 5/12/2018



Outline



- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer
- 4 Homework

Outline



- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer
- 4 Homework

Goals



- Become familiar with the debug tools:
 - 1 ILA (Integrated Logic Analyzer);
 - **2** VIO (Virtual Input Output).

VHDL naming convention




| Signals/components | Name |
|------------------------|-------------------|
| Clock | clk |
| Reset | rst |
| Input Port | port_in |
| Output Port | port_out |
| VHDL file name | entityname.vhd |
| Test bench file name | tb_entityname.vhd |
| Signal between 2 comps | sign_cmp1_cmp2 |
| ila signal | ila_signal |
| vio signal | vio_signal |
| | |

Implementation settings (1)




In order to have a faster implementation process, click on "Settings" \rightarrow .



Implementation settings (2)



Click on "Implementation", uncheck "is_enabled" under the section "Opt Design" and "OK". Please keep valid this configuration in all the next laboratories.



Code example



```
entity top is
                  in std logic;
 Port (clk :
       rst :
                    in std logic:
                                                       -- CONNECT TO BTN0
       up down in : in std logic;
                                                      -- CONNECT TO SWO
       y_out:
                    out std_logic_vector(3 downto 0)); -- CONNECT TO LD3, LD2, LD1, LD0
end top:
architecture rtl of top is
signal slow clk, slow clk p : std logic;
signal counter: unsigned (27 downto 0):
signal slow counter : unsigned (3 downto 0);
begin
p cnt: process(clk, rst) is
   begin
   if rst = '1' then
      counter <= (others => '0');
   elsif rising edge(clk) then
      counter <= counter + 1;
   end if:
end process:
slow_clk <= counter(3);
p slw cnt: process(clk, rst, slow clk) is
   begin
   if rst = '1' then
      slow counter <= (others => '1');
   elsif rising_edge(clk) then
      slow clk p <= slow clk;
      if slow clk = '1' and slow_clk_p = '0' then -- "RISING EDGE"
          if up down in = '0' then
             slow counter <= slow counter + 1;
             slow counter <= slow counter - 1:
          end if;
      end if:
   end if:
end process;
y_out <= std_logic_vector(slow counter);</pre>
```

Two questions



- I If you want reset the counter to a configurable value, how do you implement it?
- 2 Does this code work in the evaluation board?

Outline



- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer
- 4 Homework

VIO




- It is a configurable core that can drive internal signals inside the FPGA.
- It can also monitor the signals. But in this course it is used only to drive the inputs. Essentially it substitutes the buttons and the switches used so far.
- With the VIO you can test the design already in the board.
- It allows hardware tests using jtag (basically the usb cable).
- Summarizing from the GUI, through the VIO, you control the project downloaded in the FPGA.

VIO core creation (1)




IP Catalog \rightarrow , search "VIO" and double click.



VIO core creation (2)




In "Input Probe count" insert ALWAYS zero and in this example in "Ouput Probe count" insert 3.



VIO core creation (3)




Open the window "PROBE_OUT Ports" $(0 \dots N)$ and insert the width for each port. Then "OK".



VIO core creation (4)



Click in "Generate".



VIO core creation (5)



Click in "Background".




And the "OK" \to in the window "Out-of-context module run was launched for generating output products".

VIO declaration and instantiation (1)



Open the file "vio_0.vho" in the window "IP Sources", under the section "Instantiation Template".



VIO declaration and instantiation (2)



Copy the code inside the blue rectangle in the top module under the "architecture line" and the code inside the green rectangle in the top module above the end of the "architecture."

```
-- The following code must appear in the VHDL architecture header.
                                                               COMP TAG
COMPONENT vio 0
  PORT (
   clk : IN STD LOGIC:
   probe out0 : OUT STD LOGIC VECTOR(0 DOWNTO 0);
   probe out1 : OUT STD LOGIC VECTOR(O DOWNTO 0);
    probe out2 : OUT STD LOGIC VECTOR(3 DOWNTO 0)
END COMPONENT:
-- The following code must appear in the VHDL architecture
-- body. Substitute your own instance name and net names.
                             for INSTANTIATION Template ---- INST TAG
 our instance name : vio 0
  PORT MAP (
   clk => clk.
   probe out0 => probe out0,
   probe outl => probe outl,
    probe out2 => probe out2
```

VIO declaration and instantiation (3)



Rename the instantiation name. For example "vio0".

```
architecture rtl of top is
signal slow clk, slow clk p : std logic:
signal counter: unsigned (27 downto 0);
signal slow counter: unsigned (3 downto 0);
-- debug components
COMPONENT vio 0
 PORT (
   clk : IN STD LOGIC;
   probe out0 : OUT STD LOGIC VECTOR(0 DOWNTO 0);
   probe out1 : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
   probe out2 : OUT STD LOGIC VECTOR(3 DOWNTO 0)
END COMPONENT:
begin
  io0 : vio 0
   PORT MAP (
    probe out0 => probe out0,
    probe outl => probe outl.
     probe out2 => probe out2
 end rtl:
```

VIO internal signals (1)



Inside the blue rectangle there is the declaration of the internal signals to be connected to the VIO probes.

```
-- debug components
COMPONENT vio 0
 PORT (
    clk : IN STD LOGIC:
    probe out0 : OUT STD LOGIC VECTOR(0 DOWNTO 0);
    probe out1 : OUT STD LOGIC VECTOR(O DOWNTO 0):
    probe out2 : OUT STD LOGIC VECTOR(3 DOWNTO 0)
END COMPONENT;
-- debug signals
signal vio rst, vio up down : std logic;
signal vio slow counter : std logic vector (3 downto 0);
begin
vio0 : vio 0
  PORT MAP
    c1k \Rightarrow c1k
    probe out0(0) => vio rst,
    probe outl(0) => vio up down.
    probe out2 => vio slow counter
```

VIO internal signals (2)




Now connect the VIO probes to the VHDL code. That is substitute the input signals with the VIO signals.

```
p cnt: process(clk, vio rst) is
   begin
   if vio rst = '1' then
      counter <= (others => '0'):
   elsif rising edge(clk) then
      counter <= counter + 1:
   end if:
end process:
slow clk <= counter(3);
p_slw_cnt: process(clk, vio_rst, slow_clk) is
   begin
   if vio rst = '1' then
      slow counter <= unsigned(vio slow counter):</pre>
   elsif rising edge(clk) then
      slow clk p <= slow clk;
      if slow clk = '1' and slow clk p = '0' then -- "RISING EDGE"
          if vio up down = '0' then
             slow counter <= slow counter + 1;
             slow counter <= slow_counter - 1;
          end if:
      end if:
   end if:
end process:
```

VIO programing (1)




Program the FPGA.



VIO programing (2)




Click on "+".



VIO programing (3)




Select the VIO probes.



VIO programing (4)



Right click on each of the three signals. Change the option of the vio_rst and vio_up_down in "Toggle Button" and the option of the $vio_slow_counter$ in "Radix" \rightarrow "Unsigned Decimal".



VIO programing (5)



Try to reset the board and change in real-time the reset value of the counter.



Outline



- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer
- 4 Homework

ILA




- It is a configurable core that can monitor the internal signals inside the FPGA. Essentially it substitutes the leds used so far.
- It can be considered an oscilloscope inside the FPGA.
- It allows hardware tests using jtag (basically the usb cable).
- Summarizing from the GUI, through the ILA, you can monitor and check the evolution of the output and internal signals.

ILA core creation (1)



Probably you have to click on "PROJECT MANAGER". Then IP Catalog \rightarrow , search "ILA" and double click.



ILA core creation (2)




In "Number of Probes" insert, for this example, 2.

| Show disabled ports | Component Name ila_0 | |
|--|--|--|
| To configure more than 64 probe ports use Vivado Tcl Console | | |
| | General Options Probe_Ports(01) | |
| | Monitor Type | |
| | Native | |
| | Number of Probes 2 | |
| | Sample Data Depth 1024 V | |
| - clk | ✓ Same Number of Comparators for All Probe Ports | |
| probe0[0:0] | Number of Comparators 1 | |
| probe1[0:0] | ☐ Trigger Out Port | |
| | ☐ Trigger In Port | |
| | Input Pipe Stages 0 ✓ | |
| | | |

ILA core creation (3)



Open the window "PROBE_Ports" (0 ... N) and insert in the fields "Probe Width" 1 for PROBE0 and 4 for PROBE1. Then "OK".



VIO core creation (4)



Click in "Generate". Then click in "Background".




And the "OK" \to in the window "Out-of-context module run was launched for generating output products".

ILA declaration and instantiation (1)




Open the file "ila_0.vho" in the window "IP Sources", under the section "Instantiation Template".



ILA declaration and instantiation (2)



Copy the code inside the blue rectangle in the top module under the "architecture line" and the code inside the green rectangle in the top module above the instantiation of the VIO.



ILA declaration and instantiation (3)



Rename the instantiation name. For example "ila0".

```
COMPONENT ila 0
    clk : IN STD LOGIC;
    probe0 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probel : IN STD LOGIC VECTOR(3 DOWNTO 0)
END COMPONENT :
-- debua sianals
signal vio rst, vio up down : std logic;
signal vio slow counter: std logic vector (3 downto 0);
begin
 ila0 : ila 0
PORT MAP (
    probel => probel
```

ILA internal signals (1)



Inside the blue rectangle there is the declaration of the internal signals to be connected to the ILA probes.

```
signal ila up down : std logic;
 signal ila_y : std_logic_vector (3 downto 0);
 begin
p_cnt: process(clk, vio_rst) is...
 slow clk <= counter(3);
p_slw_cnt: process(clk, vio_rst, slow_clk) is...
 y out <= std logic vector(slow counter);</pre>
 ila up down <= vio up down;
              <= std logic vector(slow counter);
 ila0 : ila 0
  PORT MAP
     clk => clk.
     probeO(0) => ila up down,
     probel => ila v
```




Now connect the ILA probes to the VHDL code.

```
signal ila_up_down : std logic;
  signal ila_y : std_logic_vector (3 downto 0);
  begin
p cnt: process(clk, vio rst) is...
  slow clk <= counter(3);</pre>
p slw cnt: process(clk, vio rst, slow clk) is...
  y out <= std logic vector(slow counter);</pre>
  ila up down <= vio up down;
              <= std logic vector(slow counter):
  ila v
  ila0 : ila 0
  PORT MAP (
      clk => clk,
      probeO(0) => ila up down,
      probel => ila v
  ):
```

ILA programing (1)




Program the FPGA.



ILA programing (2)




Click on "Run trigger immediate for this ILA core". Symbol >>.



ILA programing (3)





ILA trigger (1)




- ILA core has an important feature: the trigger option.
- The most used option is the positive edge transition trigger.
- Basically with this option you say to the ILA core to start the acquisition when the trigger event happens.

For example, in this laboratory, we say to the ILA "Start the acquisition when the up_down signal changes from '0' to '1'".

ILA trigger (2)




In the window "Trigger Setup", press "+", select ila $_{up}$ down signal and change the "Value" in "R".



ILA trigger (3)




Set the "Trigger position in window", for example, at 128 and now press "Run trigger for this ILA core".



ILA trigger (4)



In the window "hw_vios" toggle the button "vio_up_down" in order to have a transition $0 \to 1$ and then check what happened in the window "hw_ila_1".



Outline



- 1 Laboratory Introduction
- 2 Virtual Input Output
- 3 Integrated Logic Analyzer
- 4 Homework

Suggested exercises



Redo this exercise and the exercises of the past laboratories (in particular the 4 bit adder) driving the inputs with the VIO core and monitoring the outputs with the ILA core.