Management and analysis of physics datasets, Part. 1

First Laboratory

Antonio Bergnoli bergnoli@pd.infn.it 13/11/2019





Laboratory Introduction



Goals

- Become familiar with the Xilinx Vivado IDE.
 - Implement the VHDL **Hello World***. Then synthesize, simulate and download the project in the Artix-7 FPGA Development Board.



Installing NoMachine





Connect the Nomachine Client to the NUC(1)

- 1. Try to connect to the wifi network named: studentXX
- 2. password: **\$unilab1**



Connect the Nomachine Client to the NUC(2)



Connessione a

193.206.247.73, Linux

NX

FÑ


Connessione a lxele02.pd.infn.it, Linux

Run Vivado

- 1. open a terminal
 - press windows key or command key (OSX)
 - type term
- 2. Type: vivado



Presentation screen



Make a new project (1)

$\mathsf{File} \to \mathsf{Project} \to \mathsf{New} \dots$



Create a New Vivado Project

This wizard will guide you through the creation of a new project.

To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part.





Make a new project (2)

- 1. Project name : **hello_world**;
- 2. Check "Create project subdirectory";
- 3. Next \rightarrow ;
- 4. Check "RTL Project";
- 5. Next \rightarrow ;
- 6. Target language: VHDL;
- 7. Simulator language : **VHDL**;
- 8. Next \rightarrow ;
- 9. Next \rightarrow ;
- 10. Search: xc7a35tcsg324-1;
- 11. Next \rightarrow ;
- 12. Finish \rightarrow .




Evaluation Board - FPGA






Make a new project (3)



Hello World




Hello World






Make the source file (1)



Make the source file (2)

Double click on top.vhd.



Make the source file (3)

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity top is
  port (btn_in : in std_logic;
        led_out : out std_logic);
end top;
architecture Behavioral of top is
begin
led out <= btn in;</pre>
end Behavioral;
```



VHDL naming convention

Signals/components	Name
Clock	clk
Reset	rst
Input Port	port_in
Output Port	port_out
VHDL file name	entityname.vhd
Test bench file name	tb_entityname.vhd



Synthesis (1)


Why we need it?

- To check possible errors in the code.
- To translate the VHDL code in a netlist. A netlist is a list of the logic gates, flip-flops, other components and a list of the connections between them.



Synthesis (2)

- 1. Run Synthesis \rightarrow ;
- 2. Cancel \rightarrow ;
- 3. Open Synthesized Design \rightarrow ;
- 4. Schematic.



Implementation (1)

- In order to link the VHDL code to the FPGA pin, it is essential write a constraint file (.xdc);
- therefore we need two files: the schematic of the evaluation board and the xdc file of the FPGA mounted on the board;
- schematic
- constraint file

In this first example:

- The input (btn_in) has to be connected to the btn0 button.
- The output (led_out) has to be connected to the led0. (In particular to the blue led. → LED0_B)

Implementation (2)

Find in the schematic btn0.

IC1C			
_	IO L6N T0 VREF 16	D9	BTN0
16	IO L11P T1 SRCC 16	LUC9	RINT
	IO L11P_11_SRCC_16 IO L11N T1 SRCC 16	B9	BTN2
5		B8	BTN3
\blacksquare	IO_L12P_T1_MRCC_16	A8	SW0
BANK 16	IO_L12N_T1_MRCC_16	C11	SW1
	IO_L13P_T2_MRCC_16	C10	SW2
	IO_L13N_T2_MRCC_16	A10	SW3
	IO_L14P_T2_SRCC_16	A9	UART_TXD_IN
	IO_L14N_T2_SRCC_16	"D10	UART RXD OUT
	IO_L19N_T3_VREF_16		
XC7A3	5T-L1CSG324I		

It is connected to the FPGA pin ${\bf D9}.$

Implementation (3)

Find in the *schematic* led0_b.

IO L16N	T2 25 U	CN_33
		CK_MOSI
IO_L17P_		CK MISO
IO_L17N_		CV_CCV
IO_L18P_		LEDO B
IO_L18N_	$T2_35 \triangleleft 35$	
IO L19P	T3 35	LEDU_K
	F6	LED0_G
IO_L19N_T3_VR	G4 G4	LED1_B
IO_L20P_	-13_33 -G3	LED1 R
IO_L20N_	13_35 J4	LED1_G
	T3_35 REF_35 T3_35 T3_35 QQS_35 H4	LED2_B
IO_L21N_T3_D	ZD_22 13	LED2_R
IO_L22P_	 	LED2_G
IO_L22N_	K)	LED3_B
IO_L23P_	_13_33 K1	LED3_R


It is connected to the FPGA pin ${\bf E1}.$

Implementation (4)

- 1. Add sources;
- 2. Check "Add or create constraints";
- 3. Next \rightarrow ;
- 4. Check "Create File";
- 5. File name: "mapping";
- 6. Finish \rightarrow ;



Implementation (5) Open the file mapping.xdc.



Implementation (6)

- 1. Open the file previously downloaded and find **D9** and **E1**;
- 2. Copy the equivalent lines in the file mapping.xdc;
- 3. Substitute led_out for led0_b;
- 4. Substitute btn_in for btn[0];
- 5. Uncomment the lines (Delete #).

```
set_property PACKAGE_PIN E1 [get_ports { led_out }];
set_property IOSTANDARD LVCMOS33 [get_ports { led_out }];
#IO_L18N_T2_35 Sch=ledO_b
set_property PACKAGE_PIN D9 [get_ports { btn_in }];
set_property IOSTANDARD LVCMOS33 [get_ports { btn_in }];
#IO_L6N_TO_VREF_16 Sch=btn[O]
```



Implementation (7)

Why we need it?

- To "merge" the netlist and the constraint file, creating a unique design project file.
- To map the components listed in the netlist, in the resources provided by the FPGA.
- To place the resources in the chip and to route them together according to the constraints.
- 1. Run Implementation \rightarrow ;



Programming (1)

Generate Bitstream \rightarrow ;


Why we need it?

- To generate the bitstream file (.bit);
- this file represent the final configuration to set the FPGA;
- the file is then downloaded into the FPGA.




Programming (2)

- 1. Connect the evaluation board to PC by the usb cable.
- 2. Open Hardware Manager \rightarrow .
- 3. Open Target \rightarrow .
- 4. Auto Connect.




Programming (3)



Programming (4)

Program device \rightarrow .



(If not checked, check "Enable end of startup check".) Program device \rightarrow .



Programming (5)

Try to press btn0.



Homework



Suggested exercises

- Redo 1,2,3, ..., N times the exercise "Hello World".
- Get the code more complicated (a little bit). For example instantiate more inputs. Hence repeat each step of "Hello World". An example is reported in the next slide.
- Other complications. More inputs and more outputs.



Hello World with two inputs

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity top is
  port (btn_in : in std_logic_vector(1 downto 0);
        led_out : out std_logic);
end top;
architecture Behavioral of top is
begin
  led out <= btn in(0) xor btn in(1);</pre>
end Behavioral;
```

