


# Hardware Interrupt

1/2




Q. How does the CPU (hardware) know the address of the Interrupt service Routine (ISR)?

Ans. The logical solution (answer) is that the manufacturer of the CPU assigns a fixed address for the ISR.

Q. This solution works. However, it significantly restricts the flexibility of the developer! Any better modification?

A.



Q. The pointer ~~that is at a~~ in the table needs to point to the ISR location. Who places that pointer to the table?

A. You, the developer, place that pointer to the table, since it is your ISR and you know ~~its~~ the ISR's location.

Q. I am not sure I know the ISR location. Am I wrong?

A. Although you don't know the exact address (location) of your ISR. YOUR compiler/loader knows. & You can tell your compiler/loader

Q. to find out that address for you. How?

A. It is called assembly language directive. (Search the ~~key~~ Key word Assembly Directive)

Q. Do I, as a developer, know the location of  $\frac{1}{2}$  the table?

A. Yes. The manufacturer<sup>user</sup> of the CPU needs to tell you. (See MC1322X RM)

Q. Do we have a name for that table?

A. Vector Table or Exception Table or Jump Table

Q. How come we need to have a table (not just a row/single entry)?

A. There are other types of interrupt.  
(For example Reset, Undefined Instruction)

Q. How do I place a pointer to one entry of the Vector/Imp/Exception Table?

A. As a ~~pro~~ developer, you ~~ask~~ use <sup>the</sup> assembly ~~the~~ directives to

① find the address of ~~the~~ your ISR

② locate the table address

③ place ~~the~~ ① in the table

Q. I got the concept. May I see a real world example?

A. See our group project step 3 -

A real world timer interrupt example.