

Chapter 2 (continued)

File: Chapter2_2.ppt

MIPS Register

- It is possible to name MIPS register as R0, R1, ... R31
- Nevertheless, MIPS convention is to use two character names following a dollar sign to represent a register.

MIPS Registers

- \$s0 to \$s7 (8)
- \$t0 to \$t9 (10)
- \$zero (1)
- \$a0 to a3 (4)
- \$v0, \$v1 (2)
- \$gp, \$fp, \$sp, \$ra (4)
- \$at, Hi, Lo (3)

Width of a MIPS register

Q. How many bits does a register have?

A. 32 bits.

Q. How do you determine the width of the register?

A. This is a design issue that has close relationship with the size of the intended memory. Since a register may hold a pointer that specifies a memory location, the width of the register directly dictates the size of the memory.

Q. Why 32 bits?

A. 8 bits $\rightarrow 2^8$ memory locations (256 locations)
16 bits $\rightarrow 2^{16}$ memory locations (64K locations)
32 bits $\rightarrow 2^{32}$ memory locations

Byte and Word in MIPS

- Byte: 8 bites
- Word: 4 bytes (32 bits)

MIPS memory arrangement

- Option#1: Each memory location has a word
- Option#2: Each memory location has a byte

Q. Your preference?

A.

Q. Preference used by MIPS?

A. Option#2.

Why?

Example

- C assignment statement:

`g = h + A[8];`

Assumptions:

A is an array of 100 words.

The base (starting) address of A[] is in \$s3.

\$s1 is g and \$s2 is h.

- Assembly statements:
- `lw $t0, 8($s3)` (or `lw $t0, 32($s3)` ?)
- `add $s1, $s2, $t0`

Example (continued)

Q. What is lw?

A. Load Word.

Q. Why do we use an offset of 8 (or 32)?

A. Reading Assignment (this confusion by the textbook offers a rare opportunity to nurture your own technical competence).

Register and memory

MIPS operands

Name	Example	Comments
32 registers	<code>\$s0-\$s7, \$t0-\$t9, \$zero, \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at</code>	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. register <code>\$zero</code> always equals 0, and register <code>\$at</code> is reserved by the assembler to handle large constants.
2^{30} memory words	<code>Memory[0], Memory[4], ..., Memory[4294967292]</code>	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers.

MIPS Instruction Set

MIPS assembly language					
Category	Instruction	Example	Meaning	Comments	
Arithmetic	add	add \$s1,\$s2,\$s3	$\$s1 = \$s2 + \$s3$	Three register operands	
	subtract	sub \$s1,\$s2,\$s3	$\$s1 = \$s2 - \$s3$	Three register operands	
	add immediate	addi \$s1,\$s2,20	$\$s1 = \$s2 + 20$	Used to add constants	
Data transfer	load word	lw \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Word from memory to register	
	store word	sw \$s1,20(\$s2)	$\text{Memory}[\$s2 + 20] = \$s1$	Word from register to memory	
	load half	lh \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Halfword memory to register	
	load half unsigned	lhu \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Halfword memory to register	
	store half	sh \$s1,20(\$s2)	$\text{Memory}[\$s2 + 20] = \$s1$	Halfword register to memory	
	load byte	lb \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Byte from memory to register	
	load byte unsigned	lbu \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Byte from memory to register	
	store byte	sb \$s1,20(\$s2)	$\text{Memory}[\$s2 + 20] = \$s1$	Byte from register to memory	
	load linked word	ll \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Load word as 1st half of atomic swap	
	store condition. word	sc \$s1,20(\$s2)	$\text{Memory}[\$s2 + 20] = \$s1; \$s1 = 0 \text{ or } 1$	Store word as 2nd half of atomic swap	
Logical	load upper immedi.	lui \$s1,20	$\$s1 = 20 * 2^{16}$	Loads constant in upper 16 bits	
	and	and \$s1,\$s2,\$s3	$\$s1 = \$s2 \& \$s3$	Three reg. operands; bit-by-bit AND	
	or	or \$s1,\$s2,\$s3	$\$s1 = \$s2 \$s3$	Three reg. operands; bit-by-bit OR	
	nor	nor \$s1,\$s2,\$s3	$\$s1 = \sim(\$s2 \$s3)$	Three reg. operands; bit-by-bit NOR	
	and immediate	andi \$s1,\$s2,20	$\$s1 = \$s2 \& 20$	Bit-by-bit AND reg with constant	
	or immediate	ori \$s1,\$s2,20	$\$s1 = \$s2 20$	Bit-by-bit OR reg with constant	
Conditional branch	shift left logical	sll \$s1,\$s2,10	$\$s1 = \$s2 \ll 10$	Shift left by constant	
	shift right logical	srl \$s1,\$s2,10	$\$s1 = \$s2 \gg 10$	Shift right by constant	
	branch on equal	beq \$s1,\$s2,25	if ($\$s1 == \$s2$) go to PC + 4 + 100	Equal test; PC-relative branch	
	branch on not equal	bne \$s1,\$s2,25	if ($\$s1 \neq \$s2$) go to PC + 4 + 100	Not equal test; PC-relative	
	set on less than	slt \$s1,\$s2,\$s3	if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than; for beq, bne	
	set on less than unsigned	sltu \$s1,\$s2,\$s3	if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than unsigned	
	set less than immediate	slti \$s1,\$s2,20	if ($\$s2 < 20$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than constant	
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if ($\$s2 < 20$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than constant unsigned	
	jump	j 2500	go to 10000	Jump to target address	
	jump register	jr \$ra	go to \$ra	For switch, procedure return	
Unconditional jump	jump and link	jal 2500	$\$ra = PC + 4$; go to 10000	For procedure call	

FIGURE 2.1 MIPS assembly language revealed in this chapter. This information is also found in Column 1 of the MIPS Reference Data Card at the front of this book.