


# CPSC 440



\* This ppt is provided by the publisher of the textbook


# Arithmetic for Computers

- Operations on integers
  - Addition and subtraction
  - Multiplication and division →
  - Dealing with overflow
- Floating-point real numbers
  - Representation and operations

# Integer Addition

Binary  
system

- Example:  $7 + 6$



Overflow if result out of range

# Integer Subtraction ? Why?

- Add negation of second operand


- Example:  $7 - 6 = 7 + (-6)$

+7: 0000 0000 ... 0000 0111

-6: 1111 1111 ... 1111 1010

+1: 0000 0000 ... 0000 0001

Overflow if result out of range



4 bits  
2-16

16 patterns



Assignment of numbers you start with  
-2, 0010  
Step 1 1101  
Step 2 1110  
Given the pattern for -7  
2's 1001  
we want to find the binary pattern for +7

# Dealing with Overflow

- Some languages (e.g., C) ignore overflow
  - Use MIPS `addu`, `addui`, `subu` instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
  - Use MIPS `add`, `addi`, `sub` instructions
  - On overflow, invoke exception handler
    - Save PC in exception program counter (EPC) register
    - Jump to predefined handler address
    - `mfc0` (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action

# Multiplication

- Start with long-multiplication approach


— multiplicand

— multiplier



— product

$$\begin{array}{r}
 1000 \\
 \times 1001 \\
 \hline
 1000 \\
 0000 \\
 0000 \\
 1000 \\
 \hline
 1001000
 \end{array}$$

Length of product is  
the sum of operand  
lengths




# Multiplication Hardware



# Optimized Multiplier

- Perform steps in parallel: add/shift




- One cycle per partial-product addition
  - That's ok, if frequency of multiplications is low



# Faster Multiplier

- Uses multiple adders
  - Cost/performance tradeoff



- Can be pipelined
  - Several multiplication performed in parallel

# Division

quotient

dividend

divisor



$$\begin{array}{r}
 1001 \\
 1000 \overline{) 1001010} \\
 \underline{-1000} \phantom{0} \\
 10 \phantom{0} \\
 101 \phantom{0} \\
 1010 \phantom{0} \\
 \underline{-1000} \phantom{0} \\
 10
 \end{array}$$

remainder


$n$ -bit operands yield  $n$ -bit  
quotient and remainder

- Check for 0 divisor
- Long division approach
  - If divisor  $\leq$  dividend bits
    - 1 bit in quotient, subtract
  - Otherwise
    - 0 bit in quotient, bring down next dividend bit
- Restoring division
  - Do the subtract, and if remainder goes  $< 0$ , add divisor back
- Signed division
  - Divide using absolute values
  - Adjust sign of quotient and remainder as required

# Division Hardware



# Optimized Divider



- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
  - Same hardware can be used for both

# Faster Division

- Can't use parallel hardware as in multiplier
  - Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT division) generate multiple quotient bits per step
  - Still require multiple steps