

### MIPS Register


- It is possible to name MIPS register as
  R0, R1, ... R31
- Nevertheless, MIPS convention is to use two character names following a dollar sign to represent a register.

#### MIPS Registers

- \$s0 to \$s7 (8)
- \$t0 to \$t9 (10)
- \$zero (1)
- \$a0 to a3 (4)
- \$v0, \$v1 (2)
- \$gp, \$fp, \$sp, \$ra (4)
- \$at, Hi, Lo (3)

## Width of a MIPS register

- Q. How many bits does a register have?
- A. 32 bits.
  - Q. How do you determine the width of the register?
- This is a design issue that has close relationship with the size of the intended memory. Since a register may hold a pointer that specifies a memory location, the width of the register directly dictates the size of the memory.
  - Q. Why 32 bits?
- A. 8 bits -> 28 memory locations (256 locations)
  - 16 bits -> 2<sup>16</sup> memory locations (64K locations)
  - 32 bits -> 2<sup>32</sup> memory locations



# MIPS memory arrangement

- Option#1: Each memory location has a word
- Option#2: Each memory location has a byte
- Q. Your preference?

A.

- Q. Preference used by MIPS?
- A. Option#2.

Why?

#### Example

C assignment statement:

```
g = h + A[8];
```

**Assumptions:** 

A is an array of 100 words.

The base (starting) address of A[] is in \$s3.

\$s1 is g and \$s2 is h.

- Assembly statements:
- Iw \$t0, 8(\$s3) (or Iw \$t0, 32(\$s3) ?)
- add \$s1, \$s2, \$t0

# Example (continued)

- Q. What is lw?
- A. Load Word.
  - Q. Why do we use an offset of 8 (or 32)?
- Reading Assignment (this confusion by the textbook offers a rare opportunity to nurture your own technical competence).

## Register and memory

#### MIPS operands

Name	Example	Comments	
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero, \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic, register \$2000 always equals 0, and register \$40 is reserved by the assembler to handle large constants.	
		Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers.	

### MIPS Instruction Set

MIPS assembly language						
Category	Instruction	Example	Meaning	Comments		
Arithmetic	add	add \$81,582,583	\$s1 = \$s2 + \$s3	Three register operands		
	subtract	sub \$51,\$52,\$53	\$51 = \$52 - \$53	Three register operands		
	add immediate	add1 \$\$1,\$\$2,20	\$51 = \$52 + 20	Used to add constants		
Deta transfer	load word	lw \$s1,20(\$s2)	\$s1 = Memory(\$\$2 + 20)	Word from memory to register		
	store word	sw .\$s1,20(\$s2)	Memory(\$s2 + 20) = \$s1	Word from register to memory		
	load half	1h 4s1,20(4s2)	\$5] = Memory(\$52 + 20]	Halfword memory to register		
	load half unsigned	1hu \$s1,20(\$s2)	\$s] = Memory[\$s2+20]	Halfword memory to register		
	store half	sh \$51,20(\$62)	Memory[\$52 + 20] = \$11	Halfword register to memory		
	load byte	1b \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register		
	load byte unsigned	7bu \$51.20(\$52)	\$51 = Memory[\$52 + 20]	Byte from memory to register		
	store byte	sb \$81,20(\$82)	Memory(\$52 + 20] = \$51	Byte from register to memory		
	load linked word	11 \$51,20(\$52)	551 = Memory(552 + 20)	Load word as 1st half of atomic swap		
	store condition, word	sc \$s1,20(\$s2)	Memory(\$s2+20)=\$s1;\$s1+0 or 1	Store word as 2nd half of atomic swe		
	load upper immed.	1u1 \$s1.20	\$51 = 20 + 2 <sup>16</sup>	Loads constant in upper 16 bits		
Logical	and	and \$s1,8s2,9s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND		
	or	or \$51,852,\$53	\$51 = \$52   \$53	Three reg. operands; bit by bit OR		
	nor	nor 5s1,8s2,5s3	\$1 = - (\$12   \$13)	Three reg. operands; bit-by-bit NCR		
	and immediate	and1 \$s1,5s2,20	\$1 = \$12 & 20	Bit by bit AND reg with constant		
	or immediate	ori \$s1,\$s2,20	\$51 = \$52   20	Bit by-bit OR reg with constant		
	shift left logical	\$11 \$81,\$82,10	\$51 × \$52 << 10	Shift left by constant		
	Shift right logical	srl \$81.\$82.10	\$1 = \$12 >> 10	Shift right by constant		
Conditional branch	branch on equal	beq \$61,\$62,25	if (\$51 == \$52) go to PC + 4 + 100	Equal test: PC-relative branch		
	branch on not equal	boe \$1.\$92.25	if (\$11!= \$12) go to PC + 4 + 100	Not equal test, PC-relative		
	set on less than	slt \$s1,\$s2,\$s3	if (\$52 < \$53) \$51 = \$2 else \$51 = 0	Compare less than; for beg, bne		
	set on less than unsigned	STTU \$51,852,853	#(\$52 < \$53) \$51 = 1; else \$51 = 0	Compare less than unsigned		
	set less than immediate	s%ti #s1,#s2,20	if (\$52 < 20) \$51 = 1; else \$51 = 0	Compare less than constant		
	set less than immediate unsigned	s1tiu \$s1.\$s2.20	if (\$52 < 20) \$51 = 1; else \$51 = 0	Compare less than constant unsigned		
Unconditional jump	jump	j 2500	go to 10000	Jump to target address		
	jump register	jr tra	go to Srg.	For switch, procedure return		
	Jump and link	1al 2500	\$ra = PC + 4; go to 10000	For procedure call		

FIGURE 2.1 MIPS assembly language revealed in this chapter. This information is also found in Column 1 of the MIPS Reference Data Card at the front of this book.