







主输入电源




ADC_3V3




DAC_3V3




FPGA_3V3



FPGA_2V5




FPGA_1V2




-5V




原理图	Schematic1			创建日期	2025-02-24
板子	Board1			更新日期	2025-03-02
绘制	FPGA-AD-DA核心板			图页	POWER
审阅					
		版本	尺寸	页 1 共 5	
嘉立创EDA		V1.0	A4	嘉立创EDA	




原理图	Schematic1			创建日期	2025-02-24
				更新日期	2025-03-11
板子	Board1			图页	FPGA
绘制	FPGA-AD-DA核心板				
审阅					
		版本	尺寸	页	2 共 5
		V1.0	A4	嘉立创EDA	




JTAG




晶振电路




复位电路




FPGA-FLASH




原理图	Schematic1			创建日期	2025-02-25
板子	Board1			更新日期	2025-02-28
绘制		FPGA-AD-DA核心板			
审阅					
		版本	尺寸	页 3 共 5	
	嘉立创EDA	V1.0	A4	嘉立创EDA	





信号调理电路A







信号调理电路B



ADC



原理图	Schematic1		创建日期	2025-02-24
板子	Board1		更新日期	2025-03-10
绘制			图页	AD9238
审阅			FPGA-AD-DA核心板	
		版本	尺寸	页 4 共 5
嘉立创EDA		V1.0	A4	嘉立创EDA



原理图	Schematic1			创建日期	2025-02-24
板子	Board1			更新日期	2025-03-10
绘制				图页	AD9767
审阅				FPGA-AD-DA核心板	
		版本	尺寸	页	5 共 5
嘉立创EDA		V1.0	A4	嘉立创EDA	