# International Islamic University Chittagong

**Department of Computer Science & Engineering**

*B. Sc. in CSE Semester Final Examination, Spring-2026*

**Course Code: CSE 3521 Course Title: Computer Architecture**

Total marks: **50** Time: **2.5 hours**

| | | Mark | CLO | DL |
|---|---|---|---|---|
| | **Group-A** | | | |
| | | | | |
| **1. a)** | Single/Multicyle datapath instructions execution level | **5** | **3** | **1** |
| | **OR** | | | |
| | Single/Multicyle datapath instructions execution level | | | |
| **b)** | Single/Multicyle datapath design related | **5** | **3** | **2** |
| | **OR** | | | |
| | Single/Multicyle datapath design related | | | |
| **2. a)** | Single/Multicyle datapath control signal related | **5** | **3** | **2** |
| **b)** | Single/Multicyle datapath Math | **5** | **2** | **3** |
| | **Group-B** | | | |
| | | | | |
| **3.a)** | Pipeline Hazard | **5** | **3** | **2** |
| | **OR** | | | |
| | Pipeline Hazard | | | |
| **b)** | Pipeline datapath | **5** | **3** | **2** |
| | | | | |
| **4.a)** | Cache Memory | **5** | **2** | **2** |
| **b)** | Cache Memory | **5** | **2** | **3** |
| | | | | |
| **5. a)** | Virtual Memory | **5** | **2** | **2** |
| | | | | |
| **b)** | I/O or other peripherals | **5** | **2** | **3** |
| | **OR** | | | |
| | I/O or other peripherals | | | |