


Digital Fundamentals

Tenth Edition

Floyd




Summary

Latches

A **latch** is a temporary storage device that has two stable states (bistable). It is a basic form of memory.

The S-R (Set-Reset) latch is the most basic type. It can be constructed from NOR gates or NAND gates. With NOR gates, the latch responds to active-HIGH inputs; with NAND gates, it responds to active-LOW inputs.




NOR Active-HIGH Latch

INPUTS		OUTPUTS		COMMENTS
\bar{S}	\bar{R}	Q	\bar{Q}	
1	1	NC	NC	No change. Latch remains in present state.
0	1	1	0	Latch SET.
1	0	0	1	Latch RESET.
0	0	1	1	Invalid condition

Latches

The active-HIGH S - R latch is in a stable (latched) condition when both inputs are LOW.

Assume the latch is initially RESET ($Q = 0$) and the inputs are at their inactive level (0). To SET the latch ($Q = 1$), a momentary HIGH signal is applied to the S input while the R remains LOW.



To RESET the latch ($Q = 0$), a momentary HIGH signal is applied to the R input while the S remains LOW.

Summary


Latches

The active-LOW \bar{S} - \bar{R} latch is in a stable (latched) condition when both inputs are HIGH.

Assume the latch is initially RESET ($Q = 0$) and the inputs are at their inactive level (1). To SET the latch ($Q = 1$), a momentary LOW signal is applied to the \bar{S} input while the \bar{R} remains HIGH.

To RESET the latch a momentary LOW is applied to the \bar{R} input while \bar{S} is HIGH.

Never apply an active set and reset at the same time (invalid).





Summary

Latches

The active-LOW \bar{S} - \bar{R} latch is available as the 74LS279A IC.

It features four internal latches with two having two \bar{S} inputs. To SET any of the latches, the \bar{S} line is pulsed low. It is available in several packages.

\bar{S} - \bar{R} latches are frequently used for switch debounce circuits as shown:



Summary

Latches

A gated latch is a variation on the basic latch.

The gated latch has an additional input, called enable (EN) that must be HIGH in order for the latch to respond to the S and R inputs.



Example

Show the Q output with relation to the input signals.

Assume Q starts LOW.

Solution


Keep in mind that S and R are only active when EN is HIGH.



Summary

Latches

The D latch is an variation of the S - R latch but combines the S and R inputs into a single D input as shown:



A simple rule for the D latch is:

Q follows D when the Enable is active.

Summary

Latches

The truth table for the D latch summarizes its operation. If EN is LOW, then there is no change in the output and it is latched.



Inputs		Outputs		Comments
D	EN	Q	\bar{Q}	
0	1	0	1	RESET
1	1	1	0	SET
X	0	Q_0	\bar{Q}_0	No change

Summary

Latches

Example

Determine the Q output for the D latch, given the inputs shown.




Notice that the Enable is not active during these times, so the output is latched.

Summary

Flip-flops

A flip-flop differs from a latch in the manner it changes states. A flip-flop is a clocked device, in which only the clock edge determines when a new bit is entered.

The active edge can be positive or negative.



Summary

Flip-flops

The truth table for a positive-edge triggered D flip-flop shows an up arrow to remind you that it is sensitive to its *D* input only on the rising edge of the clock; otherwise it is latched. The truth table for a negative-edge triggered D flip-flop is identical except for the direction of the arrow.

Inputs		Outputs		Comments
<i>D</i>	CLK	<i>Q</i>	\bar{Q}	
1	↑	1	0	SET
0	↑	0	1	RESET

(a) Positive-edge triggered

Inputs		Outputs		Comments
<i>D</i>	CLK	<i>Q</i>	\bar{Q}	
1	↓	1	0	SET
0	↓	0	1	RESET

(b) Negative-edge triggered

Summary

Flip-flops

The J-K flip-flop is more versatile than the D flip flop. In addition to the clock input, it has two inputs, labeled J and K . When both J and $K = 1$, the output changes states (toggles) on the active clock edge (in this case, the rising edge).



Inputs			Outputs		Comments
J	K	CLK	Q	\bar{Q}	
0	0	↑	Q_0	\bar{Q}_0	No change
0	1	↑	0	1	RESET
1	0	↑	1	0	SET
1	1	↑	\bar{Q}_0	Q_0	Toggle

Summary

One-Shots

The **one-shot** or **monostable** multivibrator is a device with only one stable state. When triggered, it goes to its unstable state for a predetermined length of time, then returns to its stable state.

For most one-shots, the length of time in the unstable state (t_W) is determined by an external RC circuit.




Summary

One-Shots

Nonretriggerable one-shots do not respond to any triggers that occur during the unstable state.

Retriggerable one-shots respond to any trigger, even if it occurs in the unstable state. If it occurs during the unstable state, the state is extended by an amount equal to the pulse width.


Retriggerable one-shot:



Summary

One-Shots

An application for a retriggerable one-shot is a power failure detection circuit. Triggers are derived from the ac power source, and continue to retrigger the one shot. In the event of a power failure, the one-shot is not triggered and an alarm can be initiated.




Summary

The 555 timer

The 555 timer can be configured in various ways, including as a one-shot. A basic one shot is shown. The pulse width is determined by $R_1 C_1$ and is approximately $t_W = 1.1R_1 C_1$.

The trigger is a negative-going pulse.




Summary

The 555 timer

Example Determine the pulse width for the circuit shown.

Solution $t_W = 1.1R_1C_1 = 1.1(10 \text{ k}\Omega)(2.2 \text{ }\mu\text{F}) = 24.2 \text{ ms}$



Summary

The 555 timer

The 555 can be configured as a basic astable multivibrator with the circuit shown. In this circuit C_1 charges through R_1 and R_2 and discharges through only R_2 . The output frequency is given by:

$$f = \frac{1.44}{(R_1 + 2R_2)C_1}$$

The frequency and duty cycle are set by these components.

