```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
--> Reading design: myReg.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "myReg.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
                                : "myReg"
Output File Name
Output Format
                                 : NGC
Target Device
                                 : xc6slx16-3-csq324
---- Source Options
Top Module Name
Top Module Name : myReg
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction
Shift Register Extraction : YES
```

: Auto

ROM Style

Resource Sharing : YES Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No ---- Target Options : Auto LUT Combining Reduce Control Sets : Auto : YES Add IO Buffers Global Maximum Fanout : 100000 : 16 Add Generic Clock Buffer (BUFG) Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Use Synchronous Set Equivalent register Removal : YES ---- General Options : Speed Optimization Goal Optimization Effort : 1 Power Reduction : NO Keep Hierarchy : No Netlist Hierarchy : As Optimized : Yes RTL Output Global Optimization : AllClockNets : YES Read Cores Write Timing Constraints : NO Cross Clock Analysis : NO Hierarchy Separator : / Bus Delimiter : <> Case Specifier : Maintain Case Specifier

Slice Utilization Ratio : 100 : 100 BRAM Utilization Ratio DSP48 Utilization Ratio : 100 : NO Auto BRAM Packing Slice Utilization Ratio Delta : 5 ______ ______ * HDL Parsing * ______ Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q1\Q1 1. v" into library work Parsing module <myReg>. ______ HDL Elaboration ______ Elaborating module <myReg>. ______ HDL Synthesis ______

```
Synthesizing Unit <myReg>.
  Related source file is
"C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q1\Q1 1.
  Found 1-bit register for signal <serial out>.
  Found 8-bit register for signal <qdata>.
  Summary:
    inferred 9 D-type flip-flop(s).
     inferred 3 Multiplexer(s).
Unit <myReg> synthesized.
______
HDL Synthesis Report
Macro Statistics
                                  : 2
# Registers
1-bit register
                                  : 1
                                  : 1
8-bit register
# Multiplexers
1-bit 2-to-1 multiplexer
                                  : 1
8-bit 2-to-1 multiplexer
______
______
              Advanced HDL Synthesis
______
_____
Advanced HDL Synthesis Report
Macro Statistics
# Registers
                                  . 9
Flip-Flops
                                  : 9
# Multiplexers
1-bit 2-to-1 multiplexer
                                  : 1
8-bit 2-to-1 multiplexer
______
______
           Low Level Synthesis
______
Optimizing unit <myReg> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block myReg, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                                  : 9
Flip-Flops
```

______ Partition Report ______ Partition Implementation Status _____ No Partitions were found in this design. -----______ Design Summary ______ Top Level Output File Name : myReg.ngc Primitive and Black Box Usage: _____ # BELS : 11 # LUT2 : 1 LUT3 : 2 LUT5 # FlipFlops/Latches # FDRE : 9 : 1 # Clock Buffers # BUFGP : 1 # IO Buffers : 22 # IBUF : 13 OBUF : 9 Device utilization summary: _____ Selected Device : 6slx16csg324-3 Slice Logic Utilization: 9 out of 18224 0% Number of Slice Registers: 11 out of 9112 Number of Slice LUTs: Number used as Logic: 11 out of 9112 0% Slice Logic Distribution: Number of LUT Flip Flop pairs used: 11 Number with an unused Flip Flop: 2 out of 11 18% Number with an unused LUT: 0 out of 11 0% Number of fully used LUT-FF pairs: 9 out of 11 81% Number of unique control sets: IO Utilization: Number of IOs: 23 Number of bonded IOBs: 23 out of 232 9% Specific Feature Utilization: 1 out of 16 6% Number of BUFG/BUFGCTRLs: Partition Resource Summary:

```
No Partitions were found in this design.
```

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

	-+	-++
Clock Signal	Clock buffer(FF name)	Load
	-+	-++
clk	BUFGP	9
	-+	-++

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -3

Minimum period: 1.507ns (Maximum Frequency: 663.460MHz)

Minimum input arrival time before clock: 3.663ns Maximum output required time after clock: 3.668ns Maximum combinational path delay: No path found

Timing Details:

All values displayed in nanoseconds (ns)

Timing constraint: Default period analysis for Clock 'clk' Clock period: 1.507ns (frequency: 663.460MHz)

Total number of paths / destination ports: 16 / 9

Delay: 1.507ns (Levels of Logic = 1)

Source: qdata_2 (FF)
Destination: qdata_1 (FF)
Source Clock: clk rising
Destination Clock: clk rising

Data Path: qdata 2 to qdata 1

		Gate	Net		
Cell:in->out	fanout	Delay	Delay	Logical Name (Net Name)	
FDRE:C->Q	3	0.447	0.755	qdata_2 (qdata_2)	
LUT5: I3->0	1	0.203	0.000	Mmux_qdata[7]_pdata[7]_mux_3_OUT21	
(qdata[7]_pdata[7]_mux_3_OUT<1>)					
FDRE:D		0.102		qdata_1	

Total 1.507ns (0.752ns logic. 0

Total 1.507ns (0.752ns logic, 0.755ns route) (49.9% logic, 50.1% route)

```
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
 Total number of paths / destination ports: 64 / 27
______
             3.663ns (Levels of Logic = 2)
Offset:
            shift right (PAD)
 Source:
 Destination: qdata 0 (FF)
 Destination Clock: clk rising
 Data Path: shift right to qdata 0
                   Gate
                         Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  _____
              10 1.222 1.085 shift_right_IBUF (shift_right_IBUF)
   IBUF:I->O
                9 0.205 0.829 n0020 inv11 ( n0020 inv1)
  LUT3:I0->0
                0.322 serial out
  Total
                   3.663ns (1.749ns logic, 1.914ns route)
                         (47.8% logic, 52.2% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
 Total number of paths / destination ports: 9 / 9
______
 Source:
            3.668ns (Levels of Logic = 1)
Offset:
 Source: qdata_7 (FF)
Destination: qdata<7> (PAD)
 Source Clock: clk rising
 Data Path: qdata 7 to qdata<7>
                         Net
                    Gate
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  -----
              3 0.447 0.650 gdata 7 (gdata 7)
  FDRE:C->O
                   2.571 qdata 7 OBUF (qdata<7>)
  OBUF: T - > 0
  _____
                   3.668ns (3.018ns logic, 0.650ns route)
  Total
                         (82.3% logic, 17.7% route)
______
Cross Clock Domains Report:
_____
Clock to Setup on destination clock clk
_____
         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
______
                     1.507|
-----
______
Total REAL time to Xst completion: 8.00 secs
```

Total REAL time to Xst completion: 8.00 secs Total CPU time to Xst completion: 8.20 secs

-->

Total memory usage is 4487500 kilobytes

Number of errors : 0 (0 filtered)
Number of warnings : 0 (0 filtered)
Number of infos : 0 (0 filtered)