testCorrelation_32 Project Status (06/29/2021 - 23:29:06)						
Project File:	Q2.xise	Parser Errors:	No Errors			
Module Name:	testCorrelation_32	Implementation State:	Synthesized			
Target Device:	xc6slx16-3csg324	• Errors:	No Errors			
Product Version:	ISE 14.7	• Warnings:	6 Warnings (2 new)			
Design Goal:	Balanced	• Routing Results:				
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:				
Environment:	System Settings	• Final Timing Score:				

Device Utilization Summary (estimated values)				
Logic Utilization	Used	Available	Utilizatio	on
Number of bonded IOBs	0	232		0%

Detailed Reports						[-]	
Report Name	Status	Generated	Errors	Warnings	Infos		
Synthesis Report	Current	Tue Jun 29 23:29:05 2021	0	6 Warnings (2 new)	1 Info (1	new)	
Translation Report							
Map Report							
Place and Route Report							
Power Report							
Post-PAR Static Timing Report							
Bitgen Report							

Secondary Reports				
Report Name	Status	Generated		

Date Generated: 06/29/2021 - 23:29:06