```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.58 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.59 secs
--> Reading design: SixtyFourThirtyTwoBitMyReg.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
      8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
           8.4.1) Clock Information
           8.4.2) Asynchronous Control Signals Information
           8.4.3) Timing Summary
           8.4.4) Timing Details
           8.4.5) Cross Clock Domains Report
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "SixtyFourThirtyTwoBitMyReg.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                               : "SixtyFourThirtyTwoBitMyReg"
Output Format
                                : NGC
Target Device
                                : xc6slx16-3-csq324
TOP MODULE Name : SixtyFourThirtyTwoBitMyReg
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style
RAM Style
                               : Auto
ROM Extraction
                                : Yes
Shift Register Extraction : YES
ROM Style
                                : Auto
```

Resource Sharing : YES Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No ---- Target Options : Auto LUT Combining Reduce Control Sets : Auto : YES Add IO Buffers Global Maximum Fanout : 100000 Add Generic Clock Buffer (BUFG) : 16 Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Equivalent register Removal : YES ---- General Options : Speed Optimization Goal Optimization Effort : 1 Power Reduction : NO Keep Hierarchy : No Netlist Hierarchy : As Optimized : Yes RTL Output Global Optimization : AllClockNets Read Cores : YES Write Timing Constraints Cross Clock Analysis : NO : NO Hierarchy Separator : / Bus Delimiter : <> Case Specifier : Maintain Slice Utilization Ratio : 100 : 100 BRAM Utilization Ratio DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO Slice Utilization Ratio Delta : 5 ______ ______ HDL Parsing * ______ Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q1\Q1 1. v" into library work Parsing module <myReg>. Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q1\Q1 2. v" into library work Parsing module <thirtyTwoBitMyReg>. Parsing module <SixtyFourThirtyTwoBitMyReg>.

HDL Elaboration ______

Elaborating module <SixtyFourThirtyTwoBitMyReg>.

```
Elaborating module <thirtyTwoBitMyReg>.
```

Elaborating module <myReg>.

```
______
                         HDL Synthesis
______
Synthesizing Unit <SixtyFourThirtyTwoBitMyReg>.
   Related source file is
"C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q1\Q1 2.
   Found 1-bit 64-to-1 multiplexer for signal <serial out reg> created at line 69.
   Found 32-bit 64-to-1 multiplexer for signal <data out reg> created at line 71.
   Found 1-bit tristate buffer for signal <data out<0>> created at line 85
   Found 1-bit tristate buffer for signal <data out<1>> created at line 85
   Found 1-bit tristate buffer for signal <data out<2>> created at line 85
   Found 1-bit tristate buffer for signal <data out<3>> created at line 85
   Found 1-bit tristate buffer for signal <data out<4>> created at line 85
   Found 1-bit tristate buffer for signal <data out<5>> created at line 85
   Found 1-bit tristate buffer for signal <data out<6>> created at line 85
   Found 1-bit tristate buffer for signal <data out<7>> created at line 85
   Found 1-bit tristate buffer for signal <data out<8>> created at line 85
   Found 1-bit tristate buffer for signal <data out<9>> created at line 85
   Found 1-bit tristate buffer for signal <data out<10>> created at line 85
   Found 1-bit tristate buffer for signal <data out<11>> created at line 85
   Found 1-bit tristate buffer for signal <data out<12>> created at line 85
   Found 1-bit tristate buffer for signal <data out<13>> created at line 85
   Found 1-bit tristate buffer for signal <data out<14>> created at line 85
   Found 1-bit tristate buffer for signal <data out<15>> created at line 85
   Found 1-bit tristate buffer for signal <data out<16>> created at line 85
   Found 1-bit tristate buffer for signal <data out<17>> created at line 85
   Found 1-bit tristate buffer for signal <data out<18>> created at line 85
   Found 1-bit tristate buffer for signal <data out<19>> created at line 85
   Found 1-bit tristate buffer for signal <data out<20>> created at line 85
   Found 1-bit tristate buffer for signal <data out<21>> created at line 85
   Found 1-bit tristate buffer for signal <data out<22>> created at line 85
   Found 1-bit tristate buffer for signal <data out<23>> created at line 85
   Found 1-bit tristate buffer for signal <data out<24>> created at line 85
   Found 1-bit tristate buffer for signal <data out<25>> created at line 85
   Found 1-bit tristate buffer for signal <data out<26>> created at line 85
   Found 1-bit tristate buffer for signal <data out<27>> created at line 85
   Found 1-bit tristate buffer for signal <data out<28>> created at line 85
   Found 1-bit tristate buffer for signal <data out<29>> created at line 85
   Found 1-bit tristate buffer for signal <data out<30>> created at line 85
   Found 1-bit tristate buffer for signal <data out<31>> created at line 85
   Found 1-bit tristate buffer for signal <serial out> created at line 88
   Summary:
       inferred 8 Multiplexer(s).
       inferred 33 Tristate(s).
Unit <SixtyFourThirtyTwoBitMyReg> synthesized.
Synthesizing Unit <thirtyTwoBitMyReg>.
   Related source file is
"C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q1\Q1 2.
v".
   Summary:
       no macro.
Unit <thirtyTwoBitMyReg> synthesized.
```

```
Synthesizing Unit <myReg>.
  Related source file is
"C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q1\Q1 1.
  Found 1-bit register for signal <serial out>.
  Found 8-bit register for signal <qdata>.
  Summary:
     inferred 9 D-type flip-flop(s).
     inferred 3 Multiplexer(s).
Unit <myReg> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Registers
                                     : 512
1-bit register
                                      : 256
                                     : 256
8-bit register
# Multiplexers
                                      : 776
1-bit 2-to-1 multiplexer
                                      : 256
1-bit 64-to-1 multiplexer
32-bit 64-to-1 multiplexer
                                     : 1
64-bit 2-to-1 multiplexer
                                      : 6
8-bit 2-to-1 multiplexer
                                      : 512
# Tristates
                                      : 33
1-bit tristate buffer
                                      : 33
______
______
  Advanced HDL Synthesis
______
______
Advanced HDL Synthesis Report
Macro Statistics
                                      : 2304
# Registers
                                     : 2304
Flip-Flops
# Multiplexers
                                      : 776
1-bit 2-to-1 multiplexer
                                      : 256
1-bit 64-to-1 multiplexer
                                      : 1
32-bit 64-to-1 multiplexer
                                      : 1
64-bit 2-to-1 multiplexer
                                      : 6
8-bit 2-to-1 multiplexer
______
______
                 Low Level Synthesis
______
Optimizing unit <SixtyFourThirtyTwoBitMyReg> ...
Optimizing unit <myReg> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SixtyFourThirtyTwoBitMyReg, actual ratio
is 56.
```

Final Macro Processing ...

Final Register Report

Macro Statistics

Registers : 2304
Flip-Flops : 2304

* Partition Report *

Partition Implementation Status

No Partitions were found in this design.

* Design Summary *

: 33

Top Level Output File Name : SixtyFourThirtyTwoBitMyReg.ngc

Primitive and Black Box Usage:

BELS : 5125 # INV : 1 LUT2 : 2 LUT3 LUT5 : 2370 LUT6 MUXF7 : 2479 : 257 : 2304 # FlipFlops/Latches FDRE : 2304 # Clock Buffers : 1 BUFGP : 1 # IO Buffers : 78 # IBUF : 45

Device utilization summary:

OBUFT

Selected Device : 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 2304 out of 18224 12% Number of Slice LUTs: 4868 out of 9112 53% Number used as Logic: 4868 out of 9112 53%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 4868

Number with an unused Flip Flop: 2564 out of 4868 52% Number with an unused LUT: 0 out of 4868 0%

Number of fully used LUT-FF pairs: 2304 out of 4868 47% Number of unique control sets: 128 IO Utilization: Number of IOs: 79 Number of bonded IOBs: 79 out of 232 34% Specific Feature Utilization: 1 out of 16 6% Number of BUFG/BUFGCTRLs: ______ Partition Resource Summary: ______ No Partitions were found in this design. ______ Timing Report NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE. Clock Information: ______ -----+ | Clock buffer(FF name) | Load | Clock Signal ______ clk| BUFGP | 2304 | -----+ Asynchronous Control Signals Information: _____ No asynchronous control signals found in this design Timing Summary: _____ Speed Grade: -3 Minimum period: 2.296ns (Maximum Frequency: 435.635MHz) Minimum input arrival time before clock: 9.590ns Maximum output required time after clock: 7.851ns Maximum combinational path delay: 13.725ns Timing Details: _____ All values displayed in nanoseconds (ns) _____ Timing constraint: Default period analysis for Clock 'clk' Clock period: 2.296ns (frequency: 435.635MHz) Total number of paths / destination ports: 4863 / 2304 ______ 2.296ns (Levels of Logic = 2)

Delay: Source:

generate block identifier 1[0].RegisterBank/fourth reg/serial out (FF) Destination: generate_block_identifier_1[0].RegisterBank/third_reg/qdata_7 (FF) Source Clock: clk rising

Destination Clock: clk rising

```
Data Path: generate block identifier 1[0].RegisterBank/fourth reg/serial out to
generate block identifier 1[0].RegisterBank/third reg/qdata 7
                          Gate
                                 Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
    FDRE:C->Q
                     2 0.447 0.721
generate block identifier 1[0].RegisterBank/fourth reg/serial out
(generate_block_identifier_1[0].RegisterBank/fourth_reg/serial_out)
    LUT6:I4->O 2 0.203 0.617
generate block identifier 1[0].RegisterBank/temp serial in<2>1
(generate block identifier 1[0].RegisterBank/temp serial in<2>)
    LUT5:I4->O
                     1 0.205 0.000
generate block identifier 1[0].RegisterBank/third reg/Mmux qdata[7] pdata[7] mux 3 OUT11
(generate block identifier 1[0].RegisterBank/third reg/qdata[7] pdata[7] mux 3 OUT<0>)
                          0.102
generate block identifier 1[0].RegisterBank/third reg/qdata 0
   _____
                          2.296ns (0.957ns logic, 1.339ns route)
                                 (41.7% logic, 58.3% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
 Total number of paths / destination ports: 123732 / 6912
______
                 9.590ns (Levels of Logic = 4)
 Source:
                reg select<2> (PAD)
 Destination: generate block identifier 1[4].RegisterBank/first reg/serial out (FF)
 Destination Clock: clk rising
 Data Path: reg select<2> to
generate block identifier 1[4].RegisterBank/first reg/serial out
                          Gate Net
                 fanout Delay Delay Logical Name (Net Name)
   Cell:in->out
   _____
                    140 1.222 2.211 reg select 2 IBUF (reg select 2 IBUF)
    IBUF:I->O
    LUT3:I0->O
    LUT5:I0->0 44 0.203 1.463 Mmux_load_all591 (load_all<62>)
LUT5:I4->0 36 0.205 1 3/19
                   262 0.205 2.412 n0117<5>21 ( n0117<5>2)
    LUT5:I0->0
generate block identifier 1[62].RegisterBank/first reg/ n0020 inv11
(generate block identifier 1[62].RegisterBank/first reg/ n0020 inv1)
    FDRE:CE
                         0.322
generate_block_identifier_1[62].RegisterBank/first reg/serial out
   _____
                         9.590ns (2.157ns logic, 7.433ns route)
   Total
                                (22.5% logic, 77.5% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
 Total number of paths / destination ports: 2176 / 33
______
Offset:
                 7.851ns (Levels of Logic = 5)
 Source: generate_block_identifier_1[26].RegisterBank/fourth_reg/serial_out (FF)
Destination: serial_out (PAD)
Source Clock: clk rising
 Data Path: generate block identifier 1[26].RegisterBank/fourth reg/serial out to
serial out
                          Gate
                                 Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
```

```
2 0.447 0.961
   FDRE:C->Q
generate block identifier 1[26].RegisterBank/fourth reg/serial out
(generate block identifier 1[26].RegisterBank/fourth reg/serial out)
   LUT6:I1->0 1 0.203 0.827
generate block identifier 1[26].RegisterBank/serial out1 (serial out all<26>)
   LUT6:12->0
                  1 0.203 0.827 Mmux serial out reg 122
(Mmux_serial_out_reg_122)
   1 0.203 0.579 reg select<5>341 (serial out reg)
   LUT6:I2->0
   OBUFT:I->O
                    2.571 serial out OBUFT (serial out)
  _____
                     7.851ns (3.830ns logic, 4.021ns route)
                           (48.8% logic, 51.2% route)
______
Timing constraint: Default path analysis
 Total number of paths / destination ports: 2316 / 33
______
             13.725ns (Levels of Logic = 8)
Delay:
             reg select<2> (PAD)
 Source:
 Destination: serial out (PAD)
 Data Path: reg select<2> to serial out
                     Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  140 1.222 2.211 reg_select_2_IBUF (reg_select_2_IBUF) 264 0.205 2.412 _n0149<5>11 (_n0149<5>1)
   IBUF:I->O
   LUT3:I0->0
                 4 0.203 1.048 Mmux shift left all241 (shift left all<30>)
   LUT5:I0->0
   LUT6:I0->0 1 0.203 0.827
generate block identifier 1[30].RegisterBank/serial out1 (serial out all<30>)
   LUT6:12->0
                 1 0.203 0.808 Mmux serial out reg 13
(Mmux serial out reg 13)
   LUT6:13->0
                 1 0.205 0.827 Mmux_serial_out_reg_7 (Mmux_serial_out_reg_7)
                 1 0.203 0.579 reg select<5>341 (serial out reg)
   LUT6:I2->0
                    2.571
                               serial out OBUFT (serial out)
   OBUFT:I->O
  Total
                   13.725ns (5.015ns logic, 8.710ns route)
                          (36.5% logic, 63.5% route)
______
Cross Clock Domains Report:
______
Clock to Setup on destination clock clk
_____
         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----
            2.296|
______
______
```

Total REAL time to Xst completion: 40.00 secs Total CPU time to Xst completion: 40.28 secs

Total memory usage is 4558628 kilobytes

Number of errors : 0 (0 filtered)
Number of warnings : 0 (0 filtered)
Number of infos : 0 (0 filtered)