```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
--> Reading design: Binary Divisibility By 7.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
      8.2) Device utilization summary
      8.3) Partition Resource Summary
      8.4) Timing Report
           8.4.1) Clock Information
           8.4.2) Asynchronous Control Signals Information
          8.4.3) Timing Summary
           8.4.4) Timing Details
           8.4.5) Cross Clock Domains Report
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "Binary Divisibility By 7.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                              : "Binary Divisibility By 7"
Output Format
                               : NGC
Target Device
                               : xc6slx16-3-csq324
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style
RAM Style
---- Source Options
Top Module Name
RAM Style
                              : Auto
ROM Extraction
                              : Yes
Shift Register Extraction : YES
ROM Style
                               : Auto
```

Resource Sharing : YES Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No ---- Target Options : Auto LUT Combining Reduce Control Sets : Auto : YES Add IO Buffers Global Maximum Fanout : 100000 : 16 Add Generic Clock Buffer (BUFG) Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Use Synchronous Set Equivalent register Removal : YES ---- General Options : Speed Optimization Goal Optimization Effort : 1 Power Reduction : NO Keep Hierarchy : No Netlist Hierarchy : As Optimized : Yes RTL Output Global Optimization : AllClockNets Read Cores : YES Write Timing Constraints : NO Cross Clock Analysis : NO : / Hierarchy Separator Bus Delimiter : <> Case Specifier : Maintain Slice Utilization Ratio : 100 BRAM Utilization Ratio : 100 DSP48 Utilization Ratio : 100 : NO Auto BRAM Packing Slice Utilization Ratio Delta : 5 ______ ______ * HDL Parsing ______ Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q4\Q4 1. v" into library work Parsing module <Binary Divisibility By 7>. ______ HDL Elaboration ______ Elaborating module <Binary Divisibility By 7>. ______ HDL Synthesis ______

```
Synthesizing Unit <Binary Divisibility By 7>.
   Related source file is
"C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q4\Q4 1.
   Found 1-bit register for signal <Divisible>.
   Found 3-bit register for signal <Remainder>.
   Found 5-bit adder for signal <n0017> created at line 41.
   Summary:
       inferred 1 Adder/Subtractor(s).
       inferred 4 D-type flip-flop(s).
Unit <Binary Divisibility By 7> synthesized.
Synthesizing Unit <mod 5u 3u>.
   Related source file is "".
   Found 8-bit adder for signal <GND 2 o b[2] add 1 OUT> created at line 0.
   Found 7-bit adder for signal <GND 2 o b[2] add 3 OUT> created at line 0.
   Found 6-bit adder for signal <GND 2 o b[2] add 5 OUT> created at line 0.
   Found 5-bit adder for signal <a[4] b[2] add 7 OUT> created at line 0.
   Found 5-bit adder for signal <a[4] GND 2 o add 9 OUT> created at line 0.
   Found 5-bit adder for signal <a[4] GND 2 o add 11 OUT> created at line 0.
   Found 8-bit comparator lessequal for signal <BUS 0001> created at line 0
   Found 7-bit comparator lessequal for signal <BUS 0002> created at line 0
   Found 6-bit comparator lessequal for signal <BUS 0003> created at line 0
   Found 5-bit comparator lessequal for signal <BUS 0004> created at line 0
   Found 5-bit comparator lessequal for signal <BUS 0005> created at line 0
   Found 5-bit comparator lessequal for signal <BUS 0006> created at line 0
   Summary:
       inferred 6 Adder/Subtractor(s).
       inferred 6 Comparator(s).
       inferred 26 Multiplexer(s).
Unit <mod 5u 3u> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                                                : 7
5-bit adder
                                                 : 4
6-bit adder
7-bit adder
                                                : 1
8-bit adder
                                                : 1
# Registers
1-bit register
3-bit register
                                                : 1
# Comparators
                                                : 6
5-bit comparator lessequal
                                                : 3
6-bit comparator lessequal
                                                : 1
7-bit comparator lessequal
                                                : 1
8-bit comparator lessequal
                                                : 1
# Multiplexers
                                                : 26
1-bit 2-to-1 multiplexer
                                                : 25
3-bit 2-to-1 multiplexer
______
______
                    Advanced HDL Synthesis
______
```

```
Macro Statistics
# Adders/Subtractors
                               : 7
3-bit adder
                               : 1
5-bit adder
# Registers
Flip-Flops
# Comparators
                               : 6
5-bit comparator lessequal
                               : 3
6-bit comparator lessequal
7-bit comparator lessequal
                               : 1
8-bit comparator lessequal
# Multiplexers
                               : 26
1-bit 2-to-1 multiplexer
                               : 25
3-bit 2-to-1 multiplexer
                               : 1
______
______
     Low Level Synthesis
______
Optimizing unit <Binary Divisibility By 7> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Binary Divisibility By 7, actual ratio
is 0.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                              : 4
Flip-Flops
______
______
    Partition Report
______
Partition Implementation Status
No Partitions were found in this design.
_____
______
               Design Summary
______
Top Level Output File Name : Binary_Divisibility_By_7.ngc
Primitive and Black Box Usage:
_____
# BELS
                   : 4
```

# LUT4 :					
<pre># LUT5 : # FlipFlops/Latches :</pre>					
# FD :					
# FDR :					
# Clock Buffers :					
# BUFGP :					
# IO Buffers :					
# IBUF :					
Device utilization summary:	4				
Selected Device : 6slx16csg324-3					
Slice Logic Utilization:					
Number of Slice Registers:				18224	
Number of Slice LUTs: Number used as Logic:				9112 9112	0% 0%
	7	Juc	υ Ι	<i>,</i>	0 0
Slice Logic Distribution:					
Number of LUT Flip Flop pairs used:	8	4	ء ج	0	E O o
Number with an unused Flip Flop: Number with an unused LUT:		out		8 8	50% 50%
Number of fully used LUT-FF pairs:					0%
Number of unique control sets:	2		. =	-	
IO Utilization:					
Number of IOs:	7				
Number of bonded IOBs:	7	out	of	232	3%
Specific Feature Utilization: Number of BUFG/BUFGCTRLs:	1	out	of	16	6%
Partition Resource Summary:					
No Partitions were found in this de	sign.				
======================================	=====	====	====		
NOTE: THESE TIMING NUMBERS ARE ONLY A FOR ACCURATE TIMING INFORMATION GENERATED AFTER PLACE-and-ROUTE	PLEASE		-		RACE REPOR
Clock Information:					
+- Clock Signal +	Clock buffer(FF name)			Load	
•					
	DULLIL				1 4

: 3

Asynchronous Control Signals Information:

LUT4

```
No asynchronous control signals found in this design
Timing Summary:
_____
Speed Grade: -3
  Minimum period: 1.714ns (Maximum Frequency: 583.431MHz)
  Minimum input arrival time before clock: 2.555ns
  Maximum output required time after clock: 3.732ns
  Maximum combinational path delay: No path found
Timing Details:
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'Clock'
 Clock period: 1.714ns (frequency: 583.431MHz)
 Total number of paths / destination ports: 12 / 4
    -----
 2 1.714ns (Levels of Logic = 1)

Source: temp_remainder_0 (FF)

Destination: temp_remainder_1 (FF)

Source Clock: Clock rising
Delay:
 Destination Clock: Clock rising
 Data Path: temp remainder 0 to temp remainder 1
                          Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   FDR:C->Q 5 0.447 0.962 temp_remainder_0 (temp_remainder_0) LUT4:I0->O 1 0.203 0.000 PHS 0001 PTS 1
   _____
(BUS 0001 PWR_1_o_mod_3_OUT<1>)
                         0.102
                                       temp remainder 1
   _____
   Total
                          1.714ns (0.752ns logic, 0.962ns route)
                                 (43.9% logic, 56.1% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
 Total number of paths / destination ports: 8 / 7
Offset:
                2.555ns (Levels of Logic = 2)
                 String (PAD)
 Source:
 Destination: temp_divisible (FF)
 Destination Clock: Clock rising
 Data Path: String to temp divisible
                          Gate
                                 Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
              4 1.222 1.028 String IBUF
(BUS\_0001\_PWR\_1\_o\_mod\_3/Madd\_a[4]\_GND\_2\_o~add~11~OUT~Madd~cy<0>)
   LUT5:I0->0 1 0.203 0.000 temp divisible glue set
(temp divisible_glue_set)
    FD:D
                          0.102
                                       temp divisible
   _____
```

2.555ns (1.527ns logic, 1.028ns route)

(59.8% logic, 40.2% route)

Total

Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'

Total number of paths / destination ports: 4 / 4

3.732ns (Levels of Logic = 1) Offset:

temp remainder 2 (FF) Source: Destination: Remainder<2> (PAD)
Source Clock: Clock rising

Data Path: temp remainder 2 to Remainder<2>

Gate	Net.

Cell:in->out	fanout	Delay	Delay	Logical	Name	(Net Name)
--------------	--------	-------	-------	---------	------	------------

5 0.447 0.714 temp_remainder_2 (temp_remainder_2) FDR:C->QOBUF:I->O 2.571 Remainder 2 OBUF (Remainder<2>)

Total 3.732ns (3.018ns logic, 0.714ns route)

(80.9% logic, 19.1% route)

Cross Clock Domains Report:

Clock to Setup on destination clock Clock

-----| Src:Rise| Src:Fall| Src:Rise| Src:Fall| Source Clock | Dest:Rise|Dest:Fall|Dest:Fall| _____ | 1.714| -----

Total REAL time to Xst completion: 9.00 secs Total CPU time to Xst completion: 8.91 secs

-->

Total memory usage is 4487500 kilobytes

Number of errors : 0 (0 filtered)Number of warnings: 0 (0 filtered) Number of infos : 0 (0 filtered)