```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
--> Reading design: sequence detector.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
______
     Synthesis Options Summary
______
---- Source Parameters
Input File Name : "sequence detector.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "sequence detector"
Output Format
                                 : NGC
Target Device
                                  : xc6slx16-3-csq324
rop Module Name : sequence_detector
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction
---- Source Options
Top Module Name
Shift Register Extraction : YES
ROM Style
                                  : Auto
```

Resource Sharing : YES Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No ---- Target Options : Auto LUT Combining Reduce Control Sets : Auto : YES Add IO Buffers Global Maximum Fanout : 100000 : 16 Add Generic Clock Buffer (BUFG) Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Use Synchronous Set Equivalent register Removal : YES ---- General Options : Speed Optimization Goal Optimization Effort : 1 Power Reduction : NO Keep Hierarchy : No Netlist Hierarchy : As Optimized : Yes RTL Output Global Optimization : AllClockNets : YES Read Cores Write Timing Constraints : NO Cross Clock Analysis : NO : / Hierarchy Separator Bus Delimiter : <> Case Specifier : Maintain Slice Utilization Ratio : 100 : 100 BRAM Utilization Ratio DSP48 Utilization Ratio : 100 : NO Auto BRAM Packing Slice Utilization Ratio Delta : 5 ______ ______ * HDL Parsing ______ Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q3\Q3 1. v" into library work Parsing module <sequence detector>. ______ HDL Elaboration ______ Elaborating module <sequence detector>. ______ HDL Synthesis ______

```
Synthesizing Unit <sequence detector>.
   Related source file is
"C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q3\Q3 1.
      s0 = 2'b00
      s1 = 2'b01
      s2 = 2'b10
      s3 = 2'b11
   Found 5-bit register for signal <str>.
   Found 16-bit register for signal <dseq count>.
   Found 1-bit register for signal <seg detected>.
   Found 16-bit adder for signal <temp dseq count[15] GND 1 o add 17 OUT> created at line
   Found 1-bit 4-to-1 multiplexer for signal <GND_1_o_input_seq_MUX_20_o> created at line
64.
   Found 16-bit 4-to-1 multiplexer for signal
<temp dseq count[15] temp dseq count[15] mux 22 OUT> created at line 64.
   Summary:
      inferred 1 Adder/Subtractor(s).
      inferred 22 D-type flip-flop(s).
      inferred 7 Multiplexer(s).
Unit <sequence detector> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                                           : 1
16-bit adder
                                            : 1
# Registers
                                            : 3
1-bit register
                                            : 1
16-bit register
                                            : 1
5-bit register
                                           : 1
# Multiplexers
1-bit 4-to-1 multiplexer
16-bit 2-to-1 multiplexer
16-bit 4-to-1 multiplexer
______
______
                  Advanced HDL Synthesis
______
______
Advanced HDL Synthesis Report
Macro Statistics
                                            : 1
# Adders/Subtractors
16-bit adder
                                            : 1
# Registers
                                            : 22
Flip-Flops
                                            : 22
# Multiplexers
1-bit 4-to-1 multiplexer
                                           : 1
16-bit 2-to-1 multiplexer
                                            : 5
16-bit 4-to-1 multiplexer
```

```
Low Level Synthesis
______
Optimizing unit <sequence detector> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sequence_detector, actual ratio is 0.
FlipFlop str 4 has been replicated 1 time(s) to handle iob=true attribute.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                                 : 23
Flip-Flops
                                 : 23
______
______
                Partition Report
______
Partition Implementation Status
______
No Partitions were found in this design.
_____
______
                 Design Summary
______
Top Level Output File Name : sequence detector.ngc
Primitive and Black Box Usage:
_____
# BELS
                     : 71
                     : 1
   GND
   INV
                     : 1
   LUT1
                    : 15
   LUT3
                     : 2
   LUT4
                     : 16
   LUT6
                     : 3
   MUXCY
                    : 15
   MUXF7
                     : 1
   VCC
                     : 1
   XORCY
                    : 16
# FlipFlops/Latches
                    : 23
                    : 23
   FD 1
                    : 1
# Clock Buffers
   BUFGP
                    : 1
# IO Buffers
                    : 26
   IBUF
                     : 4
```

: 22

Device utilization summary:

OBUF

Slice Logic Utilization: Number of Slice Registers: Number of Slice LUTs: Number used as Logic:	22 37 37	out of	18224 9112 9112	0%
Slice Logic Distribution: Number of LUT Flip Flop pairs used: Number with an unused Flip Flop: Number with an unused LUT: Number of fully used LUT-FF pairs: Number of unique control sets:	42 20 5 17 1	out of	42 42 42	11%
IO Utilization: Number of IOs: Number of bonded IOBs: IOB Flip Flops/Latches:	27 27 1	out of	232	11%
Specific Feature Utilization: Number of BUFG/BUFGCTRLs:	1	out of	16	6%

Partition Resource Summary:

No Partitions were found in this design.

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

Clock Signal Clock buffer(FF name) Load		+	-+	-+
·	Clock Signal		·	1
	clk		'	

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -3

Minimum period: 3.211ns (Maximum Frequency: 311.468MHz) Minimum input arrival time before clock: 3.966ns Maximum output required time after clock: 3.762ns

Maximum combinational path delay: No path found

```
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'clk'
 Clock period: 3.211ns (frequency: 311.468MHz)
 Total number of paths / destination ports: 274 / 21
               3.211ns (Levels of Logic = 3)
Delay:
               str_3 (FF)
 Destination: temp_dseq_count_0 (FF) Source Clock: clk falling
 Destination Clock: clk falling
 Data Path: str 3 to temp dseq count 0
                        Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   FD_1:C->Q 6 0.447 1.109 str_3 (str_3)
LUT6:I0->O 1 0.203 0.000
Mmux temp dseq count[15] temp dseq count[15] mux 22 OUT17 G (N11)
   MUXF7:I1->0 16 0.140 1.005
Mmux_temp_dseq_count[15]_temp_dseq_count[15]_mux_22_OUT17
(Mmux temp dseq count[15] temp dseq count[15] mux 22 OUT17)
    LUT4:I3->0 1 0.205 0.000
Mmux temp dseq count[15] temp dseq count[15] mux 22 OUT161
(temp_dseq_count[15]_temp_dseq_count[15]_mux_22_OUT<9>)
   FD 1:D 0.102 temp dseq count 9
   Total
                        3.211ns (1.097ns logic, 2.114ns route)
                              (34.2% logic, 65.8% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
 Total number of paths / destination ports: 118 / 19
------
Offset: 3.966ns (Levels of Logic = 4)
Source: input seq (PAD)
 Source: input_seq (PAD)
Destination: temp_dseq_count_0 (FF)
 Destination Clock: clk falling
 Data Path: input seq to temp dseq count 0
                        Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
   Mmux_temp_dseq_count[15]_temp_dseq_count[15] mux 22 OUT17 G (N11)
   MUXF7:I1->0 16 0.140 1.005
Mmux temp dseq count[15] temp dseq count[15] mux 22 OUT17
(Mmux temp dseq count[15] temp dseq count[15] mux 22 OUT17)
    LUT4:I3->0
               1 0.205
                              0.000
Mmux temp dseq count[15] temp dseq count[15] mux 22 OUT161
(temp_dseq_count[15]_temp_dseq_count[15] mux 22 OUT<9>)
                        0.102 temp dseq count 9
   FD 1:D
   _____
                        3.966ns (1.872ns logic, 2.094ns route)
   Total
                               (47.2% logic, 52.8% route)
```

Timing Details:

Timing constraint: Default OFFSET OUT AFTER for Clock 'clk' Total number of paths / destination ports: 22 / 22 ______ 3.762ns (Levels of Logic = 1) Offset: str 3 (FF) Source: Destination: str<3> (PAD)
Source Clock: clk falling Data Path: str 3 to str<3> Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) _____ 6 0.447 0.744 str_3 (str_3) FD 1:C->QOBUF:I->O 2.571 str_3_OBUF (str<3>) 3.762ns (3.018ns logic, 0.744ns route) Total (80.2% logic, 19.8% route) ______ Cross Clock Domains Report: Clock to Setup on destination clock clk _____ | Src:Rise| Src:Fall| Src:Rise| Src:Fall| -----+ | 3.211| ______

Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|

Total REAL time to Xst completion: 8.00 secs Total CPU time to Xst completion: 7.78 secs

-->

Total memory usage is 4487500 kilobytes

Number of errors : 0 (0 filtered)
Number of warnings : 0 (0 filtered)
Number of infos : 0 (0 filtered)