```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
--> Reading design: m counter.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
           8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "m counter.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "m counter"
Output Format
                                 : NGC
Target Device
                                  : xc6slx16-3-csq324
rop Module Name : m_counter
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction
---- Source Options
Top Module Name
Shift Register Extraction : YES
```

: Auto

ROM Style

Resource Sharing : YES Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No ---- Target Options : Auto LUT Combining Reduce Control Sets : Auto : YES Add IO Buffers Global Maximum Fanout : 100000 : 16 Add Generic Clock Buffer (BUFG) Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Use Synchronous Set Equivalent register Removal : YES ---- General Options : Speed Optimization Goal Optimization Effort : 1 Power Reduction : NO Keep Hierarchy : No Netlist Hierarchy : As Optimized : Yes RTL Output Global Optimization : AllClockNets : YES Read Cores Write Timing Constraints : NO Cross Clock Analysis : NO Hierarchy Separator : / Bus Delimiter : <> Case Specifier : Maintain Slice Utilization Ratio : 100 : 100 BRAM Utilization Ratio DSP48 Utilization Ratio : 100 : NO Auto BRAM Packing Slice Utilization Ratio Delta : 5 \_\_\_\_\_\_ \_\_\_\_\_\_ \* HDL Parsing \_\_\_\_\_\_ Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q2\Q2 1. v" into library work Parsing module <m counter>. \_\_\_\_\_\_ HDL Elaboration \_\_\_\_\_\_ Elaborating module <m counter>. \_\_\_\_\_\_ HDL Synthesis \_\_\_\_\_\_

```
Related source file is
"C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw3 9816603\Q2\Q2 1.
   Found 1-bit register for signal <temp pulse2000>.
   Found 1-bit register for signal <temp pulse5000>.
   Found 9-bit register for signal <c 1000>.
   Found 8-bit register for signal <c 2000>.
   Found 7-bit register for signal <c 5000>.
   Found 1-bit register for signal <temp pulse1000>.
   Found 19-bit adder for signal <n0068> created at line 49.
   Found 19-bit adder for signal <c 1000[8] c 5000[6] add 7 OUT> created at line 49.
   Found 9-bit adder for signal <temp_c_1000[8]_GND_1_o_add_12_OUT> created at line 65.
   Found 8-bit adder for signal <temp c 2000[7] GND 1 o add 16 OUT> created at line 68.
   Found 7-bit adder for signal <temp c 5000[6] GND 1 o add 20 OUT> created at line 71.
   Found 9x10-bit multiplier for signal <n0065> created at line 49.
   Found 8x11-bit multiplier for signal <n0066> created at line 49.
   Found 7x13-bit multiplier for signal <n0048> created at line 49.
   Found 19-bit comparator lessequal for signal <n0008> created at line 49
   Summary:
      inferred 3 Multiplier(s).
       inferred 5 Adder/Subtractor(s).
       inferred 27 D-type flip-flop(s).
       inferred 1 Comparator(s).
Unit <m counter> synthesized.
______
HDL Synthesis Report
Macro Statistics
                                                : 3
# Multipliers
10x9-bit multiplier
                                                : 1
11x8-bit multiplier
                                                : 1
13x7-bit multiplier
                                                : 1
# Adders/Subtractors
19-bit adder
7-bit adder
                                                : 1
8-bit adder
                                                : 1
9-bit adder
                                                : 1
# Registers
                                                : 6
1-bit register
                                                : 3
7-bit register
                                                : 1
8-bit register
                                                : 1
9-bit register
                                                : 1
# Comparators
                                                 : 1
19-bit comparator lessequal
______
______
                    Advanced HDL Synthesis
______
Synthesizing (advanced) Unit <m counter>.
The following registers are absorbed into counter <temp c 1000>: 1 register on signal
<temp c 1000>.
The following registers are absorbed into counter <temp c 2000>: 1 register on signal
The following registers are absorbed into counter <temp c 5000>: 1 register on signal
<temp c 5000>.
```

Synthesizing Unit <m counter>.

Multiplier <Mmult n0048> in block <m counter> and adder/subtractor <Madd c 1000[8] c 5000[6] add 7 OUT> in block <m counter> are combined into a MAC<Maddsub n0048>. Multiplier <Mmult n0065> in block <m counter> and adder/subtractor <Madd n0068> in block <m counter> are combined into a MAC<Maddsub n0065>. Unit <m counter> synthesized (advanced). \_\_\_\_\_\_ Advanced HDL Synthesis Report Macro Statistics # MACs : 2 10x9-to-19-bit MAC 13x7-to-19-bit MAC : 1 # Multipliers 11x8-bit multiplier : 1 # Counters 7-bit up counter : 1 8-bit up counter : 1 9-bit up counter # Registers Flip-Flops # Comparators • 1 19-bit comparator lessequal \_\_\_\_\_\_ \_\_\_\_\_\_ Low Level Synthesis \_\_\_\_\_ Optimizing unit <m counter> ... Mapping all equations... Building and optimizing final netlist ... Found area constraint ratio of 100 (+ 5) on block m counter, actual ratio is 0. Final Macro Processing ... \_\_\_\_\_\_ Final Register Report Macro Statistics # Registers : 27 Flip-Flops : 27 \_\_\_\_\_\_ \_\_\_\_\_\_ Partition Report \_\_\_\_\_\_ Partition Implementation Status No Partitions were found in this design.

\_\_\_\_\_

\_\_\_\_\_\_

Top Level Output File Name : m\_counter.ngc

## Primitive and Black Box Usage:


# BELS : 91 # GND : 1 INV : 4 LUT1 : 15 # : 4 LUT2 LUT3 : 3 LUT4 : 19 LUT5 : 2 LUT6 MUXCY : 1 : 24 # VCC : 17 XORCY # FlipFlops/Latches : 27 FDR : 3 FDRE : 24 # Clock Buffers : 1 BUFGP : 1 : 48 # IO Buffers IBUF : 23 OBUF : 25 # DSPs : 3 # DSP48A1 : 3

## Device utilization summary:

Selected Device : 6slx16csg324-3

Slice Logic Utilization:

ziros rogis corriradoron.				
Number of Slice Registers:	27	out of	18224	0%
Number of Slice LUTs:	48	out of	9112	0%
Number used as Logic:	48	out of	9112	0%
Slice Logic Distribution:				
Number of LUT Flip Flop pairs used:	48			
Number with an unused Flip Flop:	21	out of	48	43%
Number with an unused LUT:	0	out of	48	0%
Number of fully used LUT-FF pairs:	27	out of	48	56%
Number of unique control sets:	4			
TO M+: 1:+:				
IO Utilization:	4.0			
Number of IOs:	49			
Number of bonded IOBs:	49	out of	232	21%
Specific Feature Utilization:				
Number of BUFG/BUFGCTRLs:	1	out of	16	6%
Number of DSP48A1s:	3	out of	32	9%

\_\_\_\_\_

Partition Resource Summary:

-----

No Partitions were found in this design.

-----

\_\_\_\_\_\_

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

-----

Asynchronous Control Signals Information:

-----

No asynchronous control signals found in this design

Timing Summary:

-----

Speed Grade: -3

Minimum period: 3.228ns (Maximum Frequency: 309.823MHz)

Minimum input arrival time before clock: 3.671ns Maximum output required time after clock: 15.598ns

Maximum combinational path delay: 6.742ns

Timing Details:

-----

All values displayed in nanoseconds (ns)

\_\_\_\_\_\_

Timing constraint: Default period analysis for Clock 'Clock'

Clock period: 3.228ns (frequency: 309.823MHz)

Total number of paths / destination ports: 162 / 56

-----

Delay: 3.228ns (Levels of Logic = 2)

Source: temp\_c\_5000\_4 (FF)
Destination: Maddsub n0048 (DSP)

Source Clock: Clock rising Destination Clock: Clock rising

Data Path: temp\_c\_5000\_4 to Maddsub\_n0048

Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)

FDRE:C->Q 4 0.447 1.028 temp\_c\_5000\_4 (temp\_c\_5000\_4)
LUT5:I0->O 1 0.203 0.580 Mcount\_temp\_c\_5000\_cy<4>11

(Mcount\_temp\_c\_5000\_cy<4>)
LUT3:I2->O 2 0.205 0.616 Mcount\_temp\_c\_5000\_xor<6>11 (Result<6>2)
DSP48A1:A6 0.149 Maddsub\_n0048

Total 3.228ns (1.004ns logic, 2.224ns route)

(31.1% logic, 68.9% route)

\_\_\_\_\_\_

Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'

```
Total number of paths / destination ports: 56 / 56
_____
               3.671ns (Levels of Logic = 2)
Offset:
              Reset (PAD)
 Destination: temp pulse2000 (FF)
 Destination Clock: Clock rising
 Data Path: Reset to temp pulse2000
                       Gate
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   1 1.222 0.579 Reset IBUF (Reset IBUF)
                  28  0.206  1.234  Reset_inv1 INV 0 (Reset inv)
   INV:I->O
                      0.430 temp pulse2000
   FDR:R
   -----
                      3.671ns (1.858ns logic, 1.813ns route)
   Total
                             (50.6% logic, 49.4% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
 Total number of paths / destination ports: 698029 / 25
______
              15.598ns (Levels of Logic = 15)
 Source:
               temp_c_2000_7 (FF)
 Destination: Cut (PAD)
 Source Clock:
              Clock rising
 Data Path: temp c 2000 7 to Out
                       Gate
                              Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
   FDRE:C->Q 3 0.447 0.650 temp_c_2000_7 (temp_c_2000_7) DSP48A1:A7->PCOUT47 1 4.469 0.000 Mmult n0066
(Mmult n0066 PCOUT to Maddsub n0065 PCIN 47)
   DSP48A1:PCIN47->PCOUT47 1 2.265 0.000 Maddsub n0065
(Maddsub n0065 PCOUT to Maddsub n0048 PCIN 47)
   DSP48A1:PCIN47->P0 2 2.264 0.845 Maddsub n0048
(c_1000[8]_c_5000[6]_add_7_OUT<0>)
   1 0.172 0.000 Mcompar Out cy<0> (Mcompar Out cy<0>)
   MUXCY:S->O
   MUXCY:CI->O
                   1 0.019 0.000 Mcompar Out cy<1> (Mcompar Out cy<1>)
                   1 0.019 0.000 Mcompar_Out_cy<2> (Mcompar_Out_cy<2>)
   MUXCY:CI->O
                  1 0.019 0.000 Mcompar_Out_cy<3> (Mcompar_Out_cy<3>)
1 0.019 0.000 Mcompar_Out_cy<4> (Mcompar_Out_cy<4>)
   MUXCY:CI->O
   MUXCY:CI->O
                   1 0.019 0.000 Mcompar Out cy<5> (Mcompar Out cy<5>)
   MUXCY:CI->O
                   1 0.019 0.000 Mcompar_Out_cy<6> (Mcompar_Out_cy<6>)
   MUXCY:CI->O
                   1 0.019 0.000 Mcompar Out cy<7> (Mcompar Out cy<7>)
   MUXCY:CI->O
                   1 0.213 0.580 Mcompar Out cy<8> (Mcompar Out cy<8>)
   MUXCY:CI->O
                   1 0.205 0.579 Mcompar_Out cy<9> (Out OBUF)
   LUT3:I2->0
                              Out OBUF (Out)
   OBUF:I->O
                       2.571
   _____
   Total
                     15.598ns (12.944ns logic, 2.654ns route)
                             (83.0% logic, 17.0% route)
______
Timing constraint: Default path analysis
 Total number of paths / destination ports: 37 / 1
______
 Source:
Delay:
              6.742ns (Levels of Logic = 13)
```

Source: Count\_m<0> (PAD)
Destination: Out (PAD)

Data Path: Count m<0> to Out

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->O		1.222	0.864	Count m 0 IBUF (Count m 0 IBUF)
LUT4:I0->O	1	0.203	0.000	Mcompar Out lut<0> (Mcompar Out lut<0>)
MUXCY:S->O	1	0.172	0.000	Mcompar Out cy<0> (Mcompar Out cy<0>)
MUXCY:CI->O	1	0.019	0.000	<pre>Mcompar_Out_cy&lt;1&gt; (Mcompar_Out_cy&lt;1&gt;)</pre>
MUXCY:CI->O	1	0.019	0.000	<pre>Mcompar_Out_cy&lt;2&gt; (Mcompar_Out_cy&lt;2&gt;)</pre>
MUXCY:CI->O	1	0.019	0.000	<pre>Mcompar_Out_cy&lt;3&gt; (Mcompar_Out_cy&lt;3&gt;)</pre>
MUXCY:CI->O	1	0.019	0.000	<pre>Mcompar_Out_cy&lt;4&gt; (Mcompar_Out_cy&lt;4&gt;)</pre>
MUXCY:CI->O	1	0.019	0.000	<pre>Mcompar_Out_cy&lt;5&gt; (Mcompar_Out_cy&lt;5&gt;)</pre>
MUXCY:CI->O	1	0.019	0.000	<pre>Mcompar_Out_cy&lt;6&gt; (Mcompar_Out_cy&lt;6&gt;)</pre>
MUXCY:CI->O	1	0.019	0.000	<pre>Mcompar_Out_cy&lt;7&gt; (Mcompar_Out_cy&lt;7&gt;)</pre>
MUXCY:CI->O	1	0.213	0.580	<pre>Mcompar_Out_cy&lt;8&gt; (Mcompar_Out_cy&lt;8&gt;)</pre>
LUT3:12->0	1	0.205	0.579	<pre>Mcompar_Out_cy&lt;9&gt; (Out_OBUF)</pre>
OBUF:I->O		2.571		Out_OBUF (Out)

Total

6.742ns (4.719ns logic, 2.023ns route) (70.0% logic, 30.0% route)

\_\_\_\_\_\_

## Cross Clock Domains Report:

-----

Clock to Setup on destination clock Clock

\_\_\_\_\_\_ | Src:Rise| Src:Fall| Src:Rise| Src:Fall| Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall| \_\_\_\_\_\_ | 3.228| \_\_\_\_\_

\_\_\_\_\_\_

Total REAL time to Xst completion: 6.00 secs Total CPU time to Xst completion: 6.19 secs

-->

Total memory usage is 4492192 kilobytes

Number of errors : 0 ( 0 filtered) Number of warnings : 0 ( 0 filtered) Number of infos : 0 ( 0 filtered)