Synthesis Report Page 1 of 7

Synthesis Report

Tue Jun 29 23:03:18 2021

```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
--> Reading design: Game.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
8) Design Summary
       8.1) Primitive and Black Box Usage
8.2) Device utilization summary
        8.3) Partition Resource Summary
       8.4) Timing Report
8.4.1) Clock Information
             8.4.2) Asynchronous Control Signals Information 8.4.3) Timing Summary
             8.4.4) Timing Details
8.4.5) Cross Clock Domains Report
                        Synthesis Options Summary
---- Source Parameters
                                       : "Game.prj"
Input File Name
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                      : "Game"
Output Format
Target Device
                                      : NGC
                                      : xc6s1x16-3-csg324
--- Source Options
Top Module Name
                                      : Game
Automatic FSM Extraction
FSM Encoding Algorithm
                                      : Auto
Safe Implementation
FSM Style
RAM Extraction
                                      : LUT
RAM Style
                                       : Auto
ROM Extraction
Shift Register Extraction
ROM Style
                                      : Auto
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
                                       : NO
Use DSP Block
                                       : Auto
Automatic Register Balancing
                                      : No
 ---- Target Options
LUT Combining
                                      : Auto
Reduce Control Sets
Add IO Buffers
                                      : YES
Global Maximum Fanout
Add Generic Clock Buffer(BUFG)
Register Duplication
                                      : YES
Optimize Instantiated Primitives : NO
Use Clock Enable
                                       : Auto
Use Synchronous Set
                                    : Auto
: Auto
: YES
Use Synchronous Reset
Pack IO Registers into IOBs
Equivalent register Removal
---- General Options
Optimization Goal
Optimization Effort
Power Reduction
Keep Hierarchy
Netlist Hierarchy
                                      : No
                                      : As Optimized
RTL Output
Global Optimization
                                      : AllClockNets
Read Cores
                                      : YES
Write Timing Constraints
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
Slice Utilization Ratio
                                      : 100
BRAM Utilization Ratio
DSP48 Utilization Ratio
                                      : 100
                                    : NO
: 5
Auto BRAM Packing
Slice Utilization Ratio Delta
_____
_____
                             HDL Parsing
```

Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw4_9816603\Q1-s\Q1\Winner.v" into library wo Parsing module .

Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw4_9816603\Q1-s\Q1\Decision.v" into library

Synthesis Report Page 2 of 7

```
Parsing module
Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw4 9816603\Q1-s\Q1\Correlation.v" into libra
Parsing module
Analyzing Verilog file "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw4_9816603\Q1-s\Q1\Game.v" into library work
_____
                                 HDL Elaboration
Elaborating module .
Elaborating module
WARNING: HDLCompiler: 413 - "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw4 9816603\Q1-s\Q1\Correlation.v" Line 12
Elaborating module .
Elaborating module .
Synthesizing Unit
    {\tt Related source file is "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw4\_9816603\Q1-s\Q1\Game.v".}
    Summary:
        no macro.
Unit synthesized.
Synthesizing Unit
     Related source file is "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HW4_9816603\Q1-s\Q1\Correlation.v".
     Found 11-bit register for signal .
     Found 11-bit register for signal \cdot
     Found 1-bit register for signal >.
     Found 1-bit register for signal >
     Found 1-bit register for signal >. Found 1-bit register for signal >.
     Found 11-bit adder for signal created at line 49. Found 11-bit adder for signal created at line 49.
     Found 11-bit adder for signal Found 11-bit adder for signal
                                         created at line 49.
                                         created at line 49.
     Found 11-bit adder for signal
                                         created at line 49.
     Found 11-bit adder for signal
                                         created at line 49.
     Found 11-bit adder for signal
                                         created at line 49.
     Found 11-bit adder for signal
                                         created at line 26.
     Found 11-bit adder for signal
                                         created at line 49.
     Found 11-bit adder for signal Found 11-bit adder for signal
                                         created at line 49.
                                         created at line 49.
     Found 11-bit adder for signal created at line 49. Found 11-bit adder for signal created at line 49.
     Found 11-bit adder for signal created at line 49.
     Found 11-bit adder for signal created at line 49. Found 11-bit adder for signal created at line 27.
     Found 4-bit adder for signal created at line 28.
Found 4-bit comparator greater for signal created at line 16
     Found 1-bit comparator equal for signal created at line 47
Found 1-bit comparator equal for signal created at line 47
Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47 Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47 Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47 Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47
     Found 1-bit comparator equal for signal created at line 47 Found 8-bit comparator equal for signal created at line 55 \,
     Found 8-bit comparator equal for signal created at line 55
     Summary:
         inferred 17 Adder/Subtractor(s).
inferred 26 D-type flip-flop(s).
inferred 19 Comparator(s).
         inferred 22 Multiplexer(s).
Unit synthesized.
Synthesizing Unit
     Related source file is "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw4_9816603\Q1-s\Q1\Winner.v".
     Found 11-bit comparator greater for signal created at line 5
     Found 11-bit comparator greater for signal created at line 5
     Summary:
         inferred 2 Comparator(s).
         inferred
                     1 Multiplexer(s).
      synthesized.
Synthesizing Unit .

Related source file is "C:\Users\Alireza\Desktop\Programming\Verilog-Digital-System-Design\HWs\Hw4 9816603\Q1-s\Q1\Decision.v".
     Found 4-bit register for signal . Found 2-bit register for signal .
     Found 4-bit adder for signal created at line 20.
     Found 4-bit comparator greater for signal created at line 15
     Summary:
         inferred
                     1 Adder/Subtractor(s).
                     6 D-type flip-flop(s).
         inferred
                      1 Comparator(s).
         inferred
         inferred
                      5 Multiplexer(s).
Unit synthesized.
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
 11-bit adder
 4-bit adder
```

Synthesis Report Page 3 of 7

```
# Registers
 1-bit register
 11-bit register
                                                                         : 2
 2-bit register
 4-bit register
# Comparators
1-bit comparator equal
 11-bit comparator greater
 4-bit comparator greater
 8-bit comparator equal
                                                                         : 28
# Multiplexers
 11-bit 2-to-1 multiplexer
 2-bit 2-to-1 multiplexer
4-bit 2-to-1 multiplexer
                               Advanced HDL Synthesis
Advanced HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
 11-bit adder
                                                                         : 16
 4-bit adder
# Registers
 Flip-Flops
# Comparators
                                                                         : 22
 1-bit comparator equal
                                                                         : 16
 11-bit comparator greater
 4-bit comparator greater
 8-bit comparator equal
# Multiplexers
 11-bit 2-to-1 multiplexer
2-bit 2-to-1 multiplexer
4-bit 2-to-1 multiplexer
-----
                               Low Level Synthesis
WARNING: Xst: 3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is either a register or latch described with both an asynchronous set and
    asynchronous reset, or a register or latch described with an asynchronous set or reset which however has an initialization value of the opposite
   polarity (i.e. asynchronous reset with an initialization value of 1).

While this circuit can be built, it creates a sub-optimal implementation in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

1) Remove either the set or reset from all registers and latches
                 if not needed for required functionality

    Modify the code in order to produce a synchronous set
and/or reset (both is preferred)

             Ensure all registers have the same initialization value as the
described asynchronous set or reset polarity
             4) Use the -async_to_sync option to transform the asynchronous
set/reset to synchronous operation
  (timing simulation highly recommended when using this option)
Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.
  List of register instances with asynchronous set and reset:
    counter_0 in unit
counter_1 in unit
counter_2 in unit
counter_3 in unit
Optimizing unit ...
Optimizing unit \dots Optimizing unit \dots
Mapping all equations..
Found area constraint ratio of 100 (+ 5) on block Game, actual ratio is 1.
Final Macro Processing ...
Final Register Report
Macro Statistics
# Registers
Partition Implementation Status
  No Partitions were found in this design.
Top Level Output File Name
Primitive and Black Box Usage:
                                              : 198
# BELS
        GND
         LUT1
         LUT2
                                              : 22
         LUT3
         LUT4
         LUT5
         LUT6
                                              : 35
         MUXCY
         VCC
```

Synthesis Report Page 4 of 7

```
XORCY
    FlipFlops/Latches
               FDP
                                                                               : 4
 # Clock Buffers
                BUFGP
 # IO Buffers
                IBUF
               OBUF
Device utilization summary:
Selected Device : 6slx16csg324-3
Slice Logic Utilization:
  Number of Slice Registers:
Number of Slice LUTs:
                                                                                            40 out of 18224
                                                                                                   out of
                                                                                                                         9112
         Number used as Logic:
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
      Number with an unused Flip Flop:
Number with an unused LUT:
                                                                                         105 out of
8 out of
                                                                                                                                           72%
       Number of fully used LUT-FF pairs:
Number of unique control sets:
                                                                                                    out of
                                                                                                                                           22%
 IO Utilization:
  Number of IOs:
   Number of bonded IOBs:
                                                                                            28 out of
                                                                                                                                           12%
Specific Feature Utilization:
  Number of BUFG/BUFGCTRLs:
                                                                                          1 out of
Partition Resource Summary:
    No Partitions were found in this design.
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
              GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
Clock Signal
                                                                                                                              | Clock buffer(FF name) | Load
C/Reset_counter[3] AND 8 o(c/Reset_counter[3] AND 8 o1:0) | NONE(*)(c/counter_0 LDC)| 1 c/Reset_counter[3] AND 6 o(c/Reset_counter[3] AND 6 o1:0) | NONE(*)(c/counter_1 LDC)| 1 c/Reset_counter[3] AND 4 o(c/Reset_counter[3] AND 4 o1:0) | NONE(*)(c/counter_2 LDC)| 1 c/Reset_counter[3] AND 2 o(c/Reset_counter[3] AND 2 o1:0) | NONE(*)(c/counter_3 LDC)| 1 c/Reset_counter[3] AND 2 o1:0) | NONE(*)(c/counter_3 LDC)| 1 c/Reset_counter[3] AND 2 o1:0) | NONE(*)(c/counter_3 LDC)| 1 c/Reset_counter_3 AND 2 o1:0) | NONE(*)(c/counter_3 LDC)| 1 c/Reset_coun
 (*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.

Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
 Speed Grade: -3
      Minimum period: 3.600ns (Maximum Frequency: 277.751MHz) Minimum input arrival time before clock: 9.775ns
       Maximum output required time after clock: 3.597ns
       Maximum combinational path delay: No path found
All values displayed in nanoseconds (ns)
Timing constraint: Default period analysis for Clock 'Clock'
     Clock period: 3.600ns (frequency: 277.751MHz)
Total number of paths / destination ports: 626 / 44
                                               3.600ns (Levels of Logic = 2)
                                      c/counter_1_P_1 (FF)
c/counter_3_C_3 (FF)
     Destination:
     Source Clock:
                                               Clock rising
     Destination Clock: Clock rising
Data Path: c/counter_1 P_1 to c/counter_3 C_3
         4 0.447 0.788 c/counter_1 P_1 (c/counter_1 P_1)
4 0.203 0.912 c/counter_11_1 (c/counter_11)
2 0.205 0.616 c/Reset_counter[3]_AND_3_o1 (c/Reset_counter[3]_AND_3_o)
0.430 c/counter_3 (c/counter_3)
           FDP:C->0
            LUT3:I1->0
            LUT5:12->0
           FDC:CLR
                                                                    0.430
                                                                                                     c/counter 3 C 3
                                                             3.600ns (1.285ns logic, 2.315ns route)
         Total
                                                                                       (35.7% logic, 64.3% route)
Timing constraint: Default period analysis for Clock 'c/Reset_counter[3]_AND_8_o'
     Clock period: 2.661ns (frequency: 375.827MHz)
Total number of paths / destination ports: 1 / 1
                                               2.661ns (Levels of Logic = 1)
Delav:
                                              c/counter_0_LDC (LATCH)
c/counter_0_LDC (LATCH)
     Destination:
    Destination: c/counter_0_LDC (LATCH)
Source Clock: c/Reset_counter[3]_AND_8_o falling
Destination Clock: c/Reset_counter[3]_AND_8_o falling
Data Path: c/counter_0_LDC to c/counter_0_LDC
Gate Net
         Cell:in->out
                                               fanout Delay Delay Logical Name (Net Name)
```

Synthesis Report Page 5 of 7

```
4 0.498 0.912 c/counter_0_LDC (c/counter_0_LDC)
2 0.205 0.616 c/Reset_counter[3]_AND_9_o1 (c/Reset_counter[3]_AND_9_o)
       LUT4:I1->0
      LDC:CLR
                                           0.430
                                                                c/counter 0 LDC
                                2.661ns (1.133ns logic, 1.528ns route)
(42.6% logic, 57.4% route)
     Total
Timing constraint: Default period analysis for Clock 'c/Reset counter[3] AND 6 o'
  Clock period: 2.535ns (frequency: 394.508MHz)
Total number of paths / destination ports: 1 / 1
                         2.535ns (Levels of Logic = 1)
c/counter_1_LDC (LATCH)
c/counter_1_LDC (LATCH)
  Source:
  Destination:
  Destination: c/Reset_counter[3]_AND_6_o falling
Destination Clock: c/Reset_counter[3]_AND_6_o falling
  Data Path: c/counter_1_LDC to c/counter_1_LDC

Gate Net
     Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
                       4 0.498 0.788 c/counter_1_LDC (c/counter_1_LDC)
2 0.203 0.616 c/Reset_counter[3]_AND_7_o1 (c/Reset_counter[3]_AND_7_o)
0.430 c/counter_1_LDC
      T.DC:G->0
       LUT5:13->0
                      0.430 c/counter_1_DC
                         2.535ns (1.131ns logic, 1.404ns route)
(44.6% logic, 55.4% route)
Timing constraint: Default period analysis for Clock 'c/Reset_counter[3]_AND_4_o'
  Clock period: 2.661ns (frequency: 375.827MHz)
Total number of paths / destination ports: 1 / 1
                            2.661ns (Levels of Logic = 1)
                         c/counter_2_LDC (LATCH)
c/counter_2_LDC (LATCH)
c/Reset_counter[3]_AND_4_o falling
  Source:
  Destination:
  Source Clock: c/Reset_counter[3]_AND_4_o falling
Destination Clock: c/Reset_counter[3]_AND_4_o falling
  Data Path: c/counter_2_LDC to c/counter_2_LDC
                                            Gate Net
Delay Delay Logical Name (Net Name)
     Gate Ne Cell:in->out fanout Delay Dela
                        4 0.498 0.912 c/counter_2_LDC (c/counter_2_LDC)
2 0.205 0.616 c/Reset_counter[3]_AND_5_o1 (c/Reset_counter[3]_AND_5_o)
0.430 c/counter_2_LDC
      LUT6:I3->0
      LDC:CLR
                        2.661ns (1.133ns logic, 1.528ns route)
(42.6% logic, 57.4% route)
     Total
Timing constraint: Default period analysis for Clock 'c/Reset counter[3] AND 2 o'
  Clock period: 3.519ns (frequency: 284.192MHz)
Total number of paths / destination ports: 1 / 1
  Slay: 3.519ns (Levels of Logic = 2)

Source: c/counter_3_LDC (LATCH)

Destination: c/counter_3_LDC (LATCH)

Source Clock: c/Reset_counter[3]_AND_2_o falling

Destination Clock: c/Reset_counter[3]_AND_2_o falling

Data Path: c/counter_3_LDC to c/counter_3_LDC

Gate Net
Delav:
     ata Path: c/counter_3_LDC to c/counter_0__ sate Net Cell:in->out fanout Delay Delay Logical Name (Net Name)
                        2 0.498 0.845 c/counter_3_LDC (c/counter_3_LDC)
2 0.205 0.721 c/counter_31_1 (c/counter_31)
2 0.203 0.616 c/Reset_counter[3]_AND_3_o1 (c/Reset_counter[3]_AND_3_o)
0.430 c/counter_3_1_AND_3_o1 (c/Reset_counter_3]_AND_3_o1
       LUT3:10->0
       LUT5:I3->0
      LDC:CLR
                                          0.430
                                                                 c/counter 3 LDC
                                   3.519ns (1.336ns logic, 2.183ns route)
                                                       (38.0% logic, 62.0% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 6606 / 72
  ffset: 9.775ns (Levels of I
Source: Target_Num<1> (PAD)
Destination: c/Out_2_10 (FF)
Destination Clock: Clock rising
Data Path: Target_Num<1> to c/Out_2_10
                             9.775ns (Levels of Logic = 16)
     Cell:in->out fanout Delay Delay Logical Name (Net Name)
                                                                Target_Num_1_IBUF (Target_Num_1_IBUF)
c/Mmux_n015131 (c/Madd_GND_2_o_GND_2_o_add_37_OUT_lut<1>)
c/Mmux_n0159411 (c/Mmux_n015941)
c/Mmux_n015944 G (N19)
c/Mmux_n015944 (c/Madd_GND_2_o_GND_2_o_add_49_OUT_lut<2>)
                         10 1.222
5 0.203
       TBUF: T->O
                                                       1.201
       LUT6:I1->0
                                                       1.079
       TJUT6: T0->0
                                          0.203
                                                       0.944
       LUT6:I0->0
                                           0.203
                                                       0.000
       MUXF7:I1->0
                                          0.140
                                                       0.879
                                                                 c/Mmux_n01626_SW0 (N6)
c/Mmux_n01626 (c/n0162<4>)
       LUT3:I0->0
                                                       0.827
                                          0.205
       LUT6:12->0
                                          0.203
                                                       0.684
                                                      T.IIT2 • T 0 -> 0
                                          0.203
       MUXCY:S->O
                                          0.172
       MUXCY:CI->O
                                           0.019
       MUXCY:CI->O
                                           0.019
       MUXCY:CI->O
                                           0.019
       MUXCY:CI->O
                                          0.019
       MUXCY:CI->O
                                     0 0.019
       XORCY:CI->O
                                          0.180
       LUT6:I2->0
                                          0.203
                                            0.102
       FDC:D
                                           9.775ns (3.334ns logic, 6.441ns route)
(34.1% logic, 65.9% route)
```

Synthesis Report Page 6 of 7

```
Timing constraint: Default OFFSET IN BEFORE for Clock 'c/Reset_counter[3]_AND_8_o' Total number of paths / destination ports: 1 / 1
Offset:
                     4.067ns (Levels of Logic = 2)
                     Reset (PAD)
  Source: RESEC (FAD)
Destination: c/counter_0_LDC (LATCH)
Destination Clock: c/Reset_counter[3]_AND_8_o falling
  Data Path: Reset to c/counter_0_LDC
                                Gate
    Gate Cell:in->out fanout Delay
                                       Delay Logical Name (Net Name)
                36 1.222 1.596 Reset_IBUF (Reset_IBUF)
2 0.203 0.616 c/Reset_counter[3]_AND_
0.430 c/counter_0_LDC
     IBUF:I->O
     LUT4:I0->0
                                      0.616 c/Reset_counter[3]_AND_9_o1 (c/Reset_counter[3]_AND_9_o) c/counter 0 LDC
     LDC:CLR
                 4.067ns (1.855ns logic, 2.212ns route)
    Total
                                        (45.6% logic, 54.4% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'c/Reset_counter[3]_AND_6_o'
  Total number of paths / destination ports: 1 / 1 \,
            4.164ns (Levels of Logic = 2)
                   Reset (PAD)
c/counter_1_LDC (LATCH)
  Source:
  Destination Clock: c/Reset_counter[3]_AND_6_o falling
 Data Path: Reset to c/counter_1_LDC Gate
    Cell:in->out fanout Delay Delay Logical Name (Net Name)
             TBUF: T->O
         0.430 c/counter_1_LDC
     LDC:CLR
                   4.164ns (1.855ns logic, 2.309ns route)
(44.5% logic, 55.5% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'c/Reset_counter[3]_AND_4_o'
  Total number of paths / destination ports: 1 / 1
                4.184ns (Levels of Logic = 2)
Reset (PAD)
c/counter_2_LDC (LATCH)
  Source:
  Destination:
  Destination Clock: c/Reset_counter[3]_AND_4_o falling
  Data Path: Reset to c/counter_2_LDC
    Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
                 36 1.222 1.713 Reset_IBUF (Reset_IBUF)
2 0.203 0.616 c/Reset_counter[3]_AND_5_o1 (c/Reset_counter[3]_AND_5_o)
0.430 c/counter_2_LDC
     TBUF: T->O
     LUT6:I0->0
                 4.184ns (1.855ns logic, 2.329ns route)
                                       (44.3% logic, 55.7% route)
Timing constraint: Default OFFSET IN BEFORE for Clock 'c/Reset_counter[3]_AND_2_o'
  Total number of paths / destination ports: 1 / 1 \,
 ffset: 4.164ns (Levels of Logic = 2)

Source: Reset (PAD)

Destination: c/counter_3_LDC (LATCH)

Destination Clock: c/Reset_counter[3]_AND_2_o falling
  Data Path: Reset to c/counter_3_LDC
                                Gate
                                         Net
    Cell:in->out fanout Delay
                                        Delay Logical Name (Net Name)
     LDC:CLR
                               0.430
                                             c/counter_3 LDC
                       4.164ns (1.855ns logic, 2.309ns route) (44.5% logic, 55.5% route)
 -----
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 2 / 2
                     3.597ns (Levels of Logic = 1)
                d/Result_1 (FF)
Result<1> (PAD)
  Source:
  Destination:
 Source Clock: Clock rising
Data Path: d/Result_1 to Result<1>
                                Gate
                                         Net
    Cell:in->out fanout Delay Delay Logical Name (Net Name)
                1 0.447 0.579 d/Result_1 (d/Result_1)
2.571 Result_1_OBUF (Result<1>)
     FDC:C->O
                3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)
Cross Clock Domains Report:
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
 -----+----+-----+
                              3.600|
                                         3.662
c/Reset_counter[3]_AND_2_o|
```

Synthesis Report Page 7 of 7

<pre>c/Reset_counter[3] AND 4 o c/Reset_counter[3] AND 6 o c/Reset_counter[3] AND 8 o</pre>	I	3.728 3.777 3.696	İ	
Clock to Setup on destinat:	+	+ c/Reset_co	+ unter[3]_A1	++ ND_2_0
Source Clock	+ Src:Rise Dest:Rise			+ Src:Fall Dest:Fall
Clock c/Reset_counter[3]_AND_2_o c/Reset_counter[3]_AND_4_o c/Reset_counter[3]_AND_6_o c/Reset_counter[3]_AND_8_o	 		3.600 3.519 3.728 3.777 3.696	
Clock to Setup on destinat	ion clock o	c/Reset_co	unter[3]_Al	ND_4_0
	Src:Rise Dest:Rise			
Clock c/Reset_counter[3]_AND_4_o c/Reset_counter[3]_AND_6_o c/Reset_counter[3]_AND_8_o	I	 	3.519 2.661 3.651 3.696	i i
Clock to Setup on destinat:	ion clock (
		Src:Fall	Src:Rise	Src:Fall
Clock c/Reset_counter[3]_AND_6_o c/Reset_counter[3]_AND_8_o		+ 	3.519 2.535 3.696	i i
Clock to Setup on destinat:				ND_8_0
	Src:Rise Dest:Rise	Src:Fall Dest:Rise	Src:Rise	Dest:Fall
Clock c/Reset_counter[3]_AND_8_o	 	 	2.484	i i
Total REAL time to Xst comp.				
> Total memory usage is 4487 Number of errors : 0				

Number of errors : 0 (0 filtered)
Number of warnings : 2 (0 filtered)
Number of infos : 1 (0 filtered)