sequence_detector Project Status (05/19/2021 - 17:39:01)					
Project File:	Q3.xise	Parser Errors:	No Errors		
Module Name:	sequence_detector	Implementation State:	Placed and Routed		
Target Device:	xc6slx16-3csg324	• Errors:	No Errors		
Product Version:	ISE 14.7	• Warnings:	No Warnings		
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed		
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met		
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)		

Device Utilization Summary					
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	22	18,224	1%		
Number used as Flip Flops	22				
Number used as Latches	0				
Number used as Latch-thrus	0				
Number used as AND/OR logics	0				
Number of Slice LUTs	36	9,112	1%		
Number used as logic	35	9,112	1%		
Number using O6 output only	19				
Number using O5 output only	14				
Number using O5 and O6	2				
Number used as ROM	0				
Number used as Memory	0	2,176	0%		
Number used exclusively as route-thrus	1				
Number with same-slice register load	0				
Number with same-slice carry load	1				
Number with other load	0				
Number of occupied Slices	11	2,278	1%		
Number of MUXCYs used	16	4,556	1%		
Number of LUT Flip Flop pairs used	41				
Number with an unused Flip Flop	19	41	46%		
Number with an unused LUT	5	41	12%		
Number of fully used LUT-FF pairs	17	41	41%		
Number of unique control sets	1				
Number of slice register sites lost to control set restrictions	2	18,224	1%		
Number of bonded IOBs	27	232	11%		
IOB Flip Flops	1				
Number of RAMB16BWERs	0	32	0%		
Number of RAMB8BWERs	0	64	0%		
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%		
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%		
Number of BUFG/BUFGMUXs	1	16	6%		
Number used as BUFGs	1				
Number used as BUFGMUX	0				

Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	1	248	1%	
Number used as ILOGIC2s	1			
Number used as ISERDES2s	0			
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	248	0%	
Number of OLOGIC2/OSERDES2s	0	248	0%	
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	32	0%	
Number of ICAPs	0	1	0%	
Number of MCBs	0	2	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	2.63			

Performance Summary					
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report		
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report		
Timing Constraints:	All Constraints Met				

Detailed Reports					ഥ
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Wed May 19 17:38:19 2021	0	0	0
Translation Report	Current	Wed May 19 17:38:27 2021	0	0	0
Map Report	Current	Wed May 19 17:38:41 2021	0	0	6 Infos (0 new)
Place and Route Report	Current	Wed May 19 17:38:52 2021	0	0	3 Infos (0 new)
Power Report					
Post-PAR Static Timing Report	Current	Wed May 19 17:38:59 2021	0	0	4 Infos (0 new)
Bitgen Report					

Secondary Reports				
Report Name	Status	Generated		

Date Generated: 05/19/2021 - 17:39:01