

Instruction/signal	Jsel0	Jselr	Jsel	jrsl	Alusrc	RegDst	RegWrite	MemRead	MemWrite	PCsrc	MemtoReg	ALUop
<b>Add</b>	0	0	0	-	0	1	1	-	-	0	0	000
<b>Addi</b>	0	0	0	-	1	0	1	-	-	0	0	000
<b>Sub</b>	0	0	0	-	0	1	1	-	-	0	0	001
<b>Slt</b>	0	0	0	-	0	1	1	-	-	0	0	100
<b>Slti</b>	0	0	0	-	1	0	1	-	-	0	0	100
<b>and</b>	0	0	0	-	0	1	1	-	-	0	0	010
<b>Or</b>	0	0	0	-	0	1	1	-	-	0	0	011
<b>Load Word</b>	0	0	0	-	1	0	1	1	0	0	1	000
<b>Store Word</b>	0	0	0	-	1	0	0	0	1	0	-	000
<b>Jump</b>	-	-	1	0	-	-	-	-	-	-	-	-
<b>Jump &amp; link</b>	-	1	1	0	-	-	-	-	-	-	-	-
<b>Jump Register</b>	-	-	1	1	-	-	-	-	-	-	-	-
<b>Branch equal</b>	0	0	0	-	0	-	0	-	-	is_zero	-	001

0 : signal 0

1 : signal 1

- : Don't care