

# Multi-cycle Mips processor

### Instructions:




Mnemonic		Description	Opcode	Function	Type
Load	adr-12	R0 ← M[adr-12]	0000	-	Α
Store	adr-12	M[adr-12] ← R0	0001	-	Α
Jump	adr-12	PC ← adr-12	0010	-	Α
BranchZ	Ri, adr-9	If (RO=Ri)	0100	-	В
		PC[8:0] ← adr-9			
MoveTo	Ri	Ri ← RO	1000	00000001	С
MoveFrom	Ri	RO ← Ri	1000	00000010	С
Add	Ri	R0 ← R0 + Ri	1000	00000100	С
Sub	Ri	R0 ← R0 − Ri	1000	000001000	С
And	Ri	RO ← RO AND Ri	1000	000010000	С
Or	Ri	RO ← RO OR Ri	1000	000100000	С
Not	Ri	R0 ← NOT Ri	1000	001000000	С
Nop	-	No Operation	1000	010000000	С
Addi	lmm-12	R0 ← R0 + Imm-12	1100	-	D
Subi	lmm-12	R0 ← R0 - Imm-12	1101	-	D
Andi	lmm-12	R0 ← R0 AND Imm-12	1110	-	D
Ori	lmm-12	R0 ← R0 OR Imm-12	1111	-	D

## Datapath Schematic:




### Controller state machine:




### Test Bench description:

Instructions are stored in the first 200 cells of memory, test numbers are stored in cells 1000 to 1019, The processor read 20 numbers and store the value and index of the Maximum number in cell 2000 and 2001.

### **Processor Waveform:**



### **Output waves:**



# Value and index of Maximum element: (00000000000000110 (0010010111011011