


Single-cycle Mips Processor


Instructions Format:

Instruction Type	Example	Instruction Coding
ALU Usage		
Non-Jump R-Type	add rd, rs, rt	<div> <div>31</div> <div>26-28</div> <div>21-20</div> <div>16-15</div> <div>11-10</div> <div>6-5</div> <div>0</div> </div> <div> <div>op</div> <div>rs</div> <div>rt</div> <div>rd</div> <div>sa</div> <div>fn</div> </div>
The ALU performs the operation indicated by the mnemonic, which is coded into the op field.		
Immediate	addi rt, rs, imm	<div> <div>31</div> <div>26-28</div> <div>21-20</div> <div>16-15</div> <div>0</div> </div> <div> <div>op</div> <div>rs</div> <div>rt</div> <div>imm</div> </div>
The ALU performs the operation indicated by the mnemonic, which is coded into the op field.		
Branch	beq \$rs, \$rt, imm	<div> <div>31</div> <div>26-28</div> <div>21-20</div> <div>16-15</div> <div>0</div> </div> <div> <div>op</div> <div>rs</div> <div>rt</div> <div>imm</div> </div>
The ALU subtracts rt from rs for comparison.		
Load	lw rt, imm(rs)	<div> <div>31</div> <div>26-28</div> <div>21-20</div> <div>16-15</div> <div>0</div> </div> <div> <div>op</div> <div>rs</div> <div>rt</div> <div>imm</div> </div>
The ALU adds rs and imm to get the address.		
Store	sw rt, imm(rs)	<div> <div>31</div> <div>26-28</div> <div>21-20</div> <div>16-15</div> <div>0</div> </div> <div> <div>op</div> <div>rs</div> <div>rt</div> <div>imm</div> </div>
The ALU adds rs and imm to get the address.		
Non-Register Jump	jal target	<div> <div>31</div> <div>26-28</div> <div>0</div> </div> <div> <div>op</div> <div>target</div> </div>
The ALU is not used.		
Jump Register	jalr rd, rs	<div> <div>31</div> <div>26-28</div> <div>21-20</div> <div>16-15</div> <div>11-10</div> <div>6-5</div> <div>0</div> </div> <div> <div>op</div> <div>rs</div> <div>rt</div> <div>rd</div> <div>sa</div> <div>fn</div> </div>
The ALU is not used.		

Datapath Schematic:



Controller state machine:



Controller Signal Guides:

Instruction/signal	Jsel0	Jselr	Jsel	jrsel	Alusrc	RegDst	RegWrite	MemRead	MemWrite	PCsrc	MemtoReg	ALUop
Add	0	0	0	-	0	1	1	-	-	0	0	000
Addi	0	0	0	-	1	0	1	-	-	0	0	000
Sub	0	0	0	-	0	1	1	-	-	0	0	001
Slt	0	0	0	-	0	1	1	-	-	0	0	100
Slti	0	0	0	-	1	0	1	-	-	0	0	100
and	0	0	0	-	0	1	1	-	-	0	0	010
Or	0	0	0	-	0	1	1	-	-	0	0	011
Load Word	0	0	0	-	1	0	1	1	0	0	1	000
Store Word	0	0	0	-	1	0	0	0	1	0	-	000
Jump	-	-	1	0	-	-	-	-	-	-	-	-
Jump & link	-	1	1	0	-	-	-	-	-	-	-	-
Jump Register	-	-	1	1	-	-	-	-	-	-	-	-
Branch equal	0	0	0	-	0	-	0	-	-	is_zero	-	001

0 : signal 0
1 : signal 1
- : Don't care