











## REF5010, REF5020, REF5025, REF5030 REF5040, REF5045, REF5050

SBOS410G -JUNE 2007-REVISED NOVEMBER 2015

# REF50xx Low-Noise, Very Low Drift, Precision **Voltage Reference**

### **Features**

Low Temperature Drift:

High-Grade: 3 ppm/°C (Maximum)

Standard-Grade: 8 ppm/°C (Maximum)

High Accuracy:

 High-Grade: 0.05% (Maximum) Standard-Grade: 0.1% (Maximum)

Low Noise: 3 µV<sub>PP</sub>/V

**Excellent Long-term Stability:** 

45 ppm/1000 hr (typ) after 1000 Hours

High-Output Current: ±10 mA

Temperature Range: -40°C to 125°C

# **Applications**

16-Bit Data Acquisition Systems

ATE Equipment

Industrial Process Controls

Medical Instrumentation

Pressure and Temperature Transmitters

Seismic monitoring systems

# 3 Description

The REF50xx is a family of low-noise, low-drift, very high precision voltage references. These references are capable of both sinking and sourcing current, and have excellent line and load regulation.

Excellent temperature drift (3 ppm/°C) and high accuracy (0.05%) are achieved using proprietary design techniques. These features, combined with very low noise, make the REF50xx family ideal for use in high-precision data acquisition systems.


Each reference voltage is available in both standardand high-grade versions. They are offered in MSOP-8 and SO-8 packages, and are specified from -40°C to 125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DEEEOwy	SOIC (8)	4.90 mm × 3.91 mm
REF50xx	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Simplified Schematic





## **Table of Contents**

Features 1		9.3 Feature Description	15
Applications 1		9.4 Device Functional Modes	17
	10	Applications and Implementation	19
		10.1 Application Information	19
-		10.2 Typical Applications	19
•	11	Power Supply Recommendations	21
_	12	Layout	21
•		12.1 Layout Guidelines	21
S .		12.2 Layout Example	<mark>21</mark>
<u> </u>		12.3 Power Dissipation	21
	13	Device and Documentation Support	22
		13.1 Documentation Support	22
		13.2 Related Links	<mark>22</mark>
• •		13.3 Community Resources	<mark>22</mark>
		13.4 Trademarks	22
		13.5 Electrostatic Discharge Caution	<mark>22</mark>
		13.6 Glossary	<mark>22</mark>
	14	Mechanical, Packaging, and Orderable	
9.2 Functional block Diagram15		Information	23
	Applications       1         Description       1         Revision History       2         Device Comparison Table       4         Pin Configuration and Functions       4         Specifications       5         7.1 Absolute Maximum Ratings       5         7.2 ESD Ratings       5         7.3 Recommended Operating Conditions       5         7.4 Thermal Information       5	Applications       1         Description       1         Device Comparison Table       4         Device Comparison Table       4         Din Configuration and Functions       4         Pin Configuration and Functions       5         7.1 Absolute Maximum Ratings       5         7.2 ESD Ratings       5         7.3 Recommended Operating Conditions       5         7.4 Thermal Information       5         7.5 Electrical Characteristics       6         7.6 Typical Characteristics       7         Parameter Measurement Information       12         3.1 Solder Heat Shift       12         Detailed Description       15         9.1 Overview       15	Applications 1 9.4 Device Functional Modes  Description 1 10 Applications and Implementation 10.1 Application Information 10.2 Typical Applications 11 Power Supply Recommendations 11 Power Supply Recommendations 12 Layout 12 Layout Example 12.2 Layout Example 12.3 Power Dissipation 12 Layout Example 12.3 Power Dissipation 13 Device and Documentation Support 13.1 Documentation Support 13.2 Related Links 13.2 Related Links 13.3 Community Resources 13.4 Trademarks 13.5 Electrostatic Discharge Caution 13.6 Glossary 14 Mechanical, Packaging, and Orderable 15.

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision F (December 2013) to Revision G

**Page** 

## Changes from Revision E (June 2010) to Revision F


**Page** 


•	Changed Excellent Long-Term Stability feature bullet	. 1
•	Changed Thermal Hysteresis typical values	. 6
•	Changed Long-Term Stability typical values	. 6
•	Added note 3 to Electrical Characteristics	. 6
•	Changed Figure 22	. 9
•	Changed Figure 23	. 9
•	Changed Figure 24	. 9
•	Changed Figure 25	10
•	Changed Figure 26	10

### Changes from Revision D (April 2009) to Revision E

Page

•	Updated Features list; added Excellent Long-Term Stability bullet	. 1
•	Added Thermal Hysteresis parameters and specifications	6
•	Added Long-Term Stability parameters and specifications	6
•	Added Figure 22 through Figure 24	9
•	Added Figure 25 through Figure 27	10
•	Added Thermal Hysteresis section	16





VACABLE	4i	con

Instruments

SBOS410G -JUNE 2007-REVISED NOVEMBER 2015

<u>.</u>	Revised Noise Performance section; added paragraph with links to applications articles	16
Cł	hanges from Revision C (December 2008) to Revision D	Page
•	Removed all notes regarding MSOP-8 package status. MSOP-8 package released at time of document revision	1
•	Changed Storage Temperature Range absolute minimum value from -55°C to -65°C	5
•	Added Load Regulation test condition and Over Temperature specifications	6
•	Added typical characteristic graph, Quiescent Current vs Input Voltage (Figure 10)	<mark>7</mark>


Submit Documentation Feedback




# 5 Device Comparison Table

MODEL	OUTPUT VOLTAGE
REF5020	2.048 V
REF5025	2.5 V
REF5030	3 V
REF5040	4.096 V
REF5045	4.5 V
REF5050	5 V
REF5010	10 V

# 6 Pin Configuration and Functions





NOTES: (1) DNC = Do not connect. (2) NC = No internal connection.

### **Pin Functions**

PIN		DESCRIPTION	
NAME	NO.	DESCRIPTION	
DNC	1	Do not connect	
VIN	2	Input supply voltage	
TEMP	3	Temperature monitoring pin. Provides a temperature-dependent output voltage	
GND	4	Ground	
TRIM/NR	5	Output adjustment and noise reduction pin	
VOUT	6	Reference voltage output	
NC	7	No internal connection	
DNC	8	Do not connect	



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Input voltage	-0.2	18	V
Output short circuit	-30	30	mA
Operating temperature	<b>-</b> 55	125	°C
Junction temperature (T <sub>J</sub> max)		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
V <sub>IN</sub>	$V_{OUT} + 0.2 V^{(1)}$	18	V
Гоит	-10	10	mA

<sup>(1)</sup> Except for REF5025, where  $V_{IN}$  (min) = 2.7V

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		REF50	REF50xx		
		D (SOIC)	DGK (VSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115	160.9	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.4	53.9	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	57.1	82.3	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	15.4	5.1	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	56.2	80.7	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



## 7.5 Electrical Characteristics

At  $T_A = 25$ °C,  $I_{LOAD} = 0$ ,  $C_L = 1~\mu F$ , and  $V_{IN} = (V_{OUT} + 0.2~V)$  to 18 V, unless otherwise noted.

	PARAMETER		TEST CONDITIONS		YP MAX	UNIT
OUTPUT VO	OLTAGE TEMPERATUR	E DRIFT				
dV <sub>OUT</sub> /dT	Output Voltage Temp	erature Drift				
	High-Grade				2.5 3	ppm/°C
	Standard-Grade				3 8	ppm/°C
LINE REGU	LATION					
			$V_{IN} = (V_{OUT} + 0.2) \text{ TO } 18 \text{ V}^{(1)}$		0.1 1	ppm/V
$\Delta V_{O(\Delta VI)}$	Line Regulation		$V_{IN} = V_{OUT} + 0.2 \text{ V},$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}^{(1)}$		0.2 1	ppm/V
LOAD REG	ULATION			<u> </u>		I.
			$-10 \text{ mA} < I_{LOAD} < 10 \text{ mA},$ $V_{IN} = V_{OUT} + 0.75 \text{ V}^{(2)}$		20 30	ppm/mA
$\Delta V_{O(\Delta IL)}$	Load Regulation		$-10 \text{ mA} < I_{LOAD} < 10 \text{ mA},$ $V_{IN} = V_{OUT} + 0.75 \text{ V}$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}^{(2)}$		50	ppm/mA
SHORT- CIF	RCUIT CURRENT					
I <sub>SC</sub>	Short circuit current		V <sub>OUT</sub> = 0		25	mA
THERMAL I	HYSTERESIS(3) (4)			·		
	High-Grade	MSOP-8	Cycle 1		50	ppm
	Standard-Grade	MSOP-8	Cycle 1		70	ppm
	High-Grade	SO-8	Cycle 1		70	ppm
	Standard-Grade	SO-8	Cycle 1		90	ppm
	High-Grade	MSOP-8	Cycle 2		40	ppm
	Standard-Grade	MSOP-8	Cycle 2		40	ppm
	High-Grade	SO-8	Cycle 2		50	ppm
	Standard-Grade	SO-8	Cycle 2		50	ppm
LONG-TERI	M STABILITY <sup>(4)</sup>	l l				I.
		MSOP-8	0 to 1000 hours		125	ppm/1000 hr
		MSOP-8	1000 to 2000 hours		45	ppm/1000 hr
		SO-8	0 to 1000 hours		100	ppm/1000 hr
		SO-8	1000 to 2000 hours		50	ppm/1000 hr
TEMP PIN		1				I
	Voltage Output		At T <sub>A</sub> = 25°C		575	mV
	Temperature Sensitiv	ity	T <sub>A</sub> = -40°C to 125°C	2	.64	mV/°C
TURNON SI	ETTLING TIME		'			L
	Turnon Settling Time		To 0.1% with $C_L = 1 \mu F$	2	200	μs
POWER SU			·	I.		ı
V <sub>S</sub>	Supply Voltage		See Note (5)	V <sub>OUT</sub> + 0.2 <sup>(5)</sup>	18	V
	Ouiogoant Current				0.8 1	mA
	Quiescent Current		$T_A = -40$ °C to 125°C		1.2	mA
TEMPERAT	URE RANGE					
	Specified Range			-40	125	°C
	Operating Range			-55	125	°C

<sup>(1)</sup> Except for REF5020, where  $V_{IN}$  = 2.7 V to 18 V. (2) Except for REF5020, where  $V_{IN}$  = 3 V.

The thermal hysteresis procedure is explained in more detail in the *Thermal Hysteresis* section.


Data collected using devices soldered onto the test board.

<sup>(5)</sup> For  $V_{OUT} \le 2.5 \text{ V}$ , the minimal supply voltage is 2.7 V.




# 7.6 Typical Characteristics

At  $T_A = 25$ °C,  $I_{LOAD} = 0$ , and  $V_S = V_{OUT} + 0.2$  V, unless otherwise noted. For  $V_{OUT} \le 2.5$  V, the minimum supply voltage is 2.7 V






At  $T_A = 25$ °C,  $I_{LOAD} = 0$ , and  $V_S = V_{OUT} + 0.2$  V, unless otherwise noted. For  $V_{OUT} \le 2.5$  V, the minimum supply voltage is 2.7 V






At  $T_A = 25^{\circ}\text{C}$ ,  $I_{LOAD} = 0$ , and  $V_S = V_{OUT} + 0.2 \text{ V}$ , unless otherwise noted. For  $V_{OUT} \le 2.5 \text{ V}$ , the minimum supply voltage is 2.7 V.





At  $T_A = 25$ °C,  $I_{LOAD} = 0$ , and  $V_S = V_{OUT} + 0.2$  V, unless otherwise noted. For  $V_{OUT} \le 2.5$  V, the minimum supply voltage is 2.7 V.





At  $T_A = 25$ °C,  $I_{LOAD} = 0$ , and  $V_S = V_{OUT} + 0.2$  V, unless otherwise noted. For  $V_{OUT} \le 2.5$  V, the minimum supply voltage is 2.7 V.




Figure 25. REF50xx Long-Term Stability (First 1000 Hours)




Figure 26. REF50xx Long-Term Stability (Second 1000 Hours)




Figure 27. REF50xx Long-Term Stability (2000 Hours)

### 8 Parameter Measurement Information

#### 8.1 Solder Heat Shift

The materials used in the manufacture of the REF50xx have differing coefficients of thermal expansion, resulting in stress on the device die when the part is heated. Mechanical and thermal stress on the device can cause the output voltages to shift, degrading the initial accuracy and drift specifications of the product. Reflow soldering is a common cause of this error.

To illustrate this effect, a total of 36 devices were soldered on printed-circuit-boards using lead-free solder paste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in Figure 28. The printed-circuit-board is comprised of FR4 material. The board thickness is 0.8 mm and the area is 13 mm x 13 mm.

The reference voltage is measured before and after the reflow process across temperature; the typical shift of accuracy and drift is displayed in Figure 29 through Figure 36. Although all tested units exhibit very low shifts, higher shifts are also possible depending on the size, thickness, and material of the printed-circuit-board. An important note is that the histograms display the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, the device should be soldered in the last pass to minimize its exposure to thermal stress.





Figure 28. Reflow Profile




# **Solder Heat Shift (continued)**





# **Solder Heat Shift (continued)**






# 9 Detailed Description

#### 9.1 Overview

The REF50xx is family of low-noise, precision bandgap voltage references that are specifically designed for excellent initial voltage accuracy and drift. See *Functional Block Diagram* for a simplified block diagram of the REF50xx.

## 9.2 Functional Block Diagram



## 9.3 Feature Description

## 9.3.1 Temperature Monitoring

The temperature output terminal (TEMP, pin 3) provides a temperature-dependent voltage output with approximately  $60-k\Omega$  source impedance. As seen in Figure 8, the output voltage follows the nominal relationship:

$$V_{\text{TEMP PIN}} = 509 \text{ mV} + 2.64 \times \text{T}(^{\circ}\text{C})$$
 (1


This pin indicates general chip temperature, accurate to approximately ±15°C. Although it is not generally suitable for accurate temperature measurements, it can be used to indicate temperature changes or for temperature compensation of analog circuitry. A temperature change of 30°C corresponds to an approximate 79-mV change in voltage at the TEMP pin.

The TEMP pin has high-output impedance (see *Functional Block Diagram*). Loading this pin with a low-impedance circuit induces a measurement error; however, it does not have any effect on V<sub>OUT</sub> accuracy.

To avoid errors caused by low-impedance loading, buffer the TEMP pin output with a suitable low-temperature drift op amp, such as the OPA333, OPA335, or OPA376, as shown in Figure 37.



### **Feature Description (continued)**



NOTE: (1) Low drift op amp, such as the OPA333, OPA335, or OPA376.

Figure 37. Buffering the TEMP Pin Output

### 9.3.2 Temperature Drift

The REF50xx is designed for minimal drift error, which is defined as the change in output voltage over temperature. The drift is calculated using the box method, as described show in Equation 2.

Drift = 
$$\left(\frac{V_{OUTMAX} - V_{OUTMIN}}{V_{OUT} \times \text{Temp Range}}\right) \times 10^6 \text{(ppm)}$$

The REF50xx features a maximum drift coefficient of 3 ppm/°C for the high-grade version, and 8 ppm/°C for the standard-grade.

## 9.3.3 Thermal Hysteresis

Thermal hysteresis for the REF50xx is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. It can be expressed as Equation 3:

$$V_{HYST} = \left(\frac{\left|V_{PRE} - V_{POST}\right|}{V_{NOM}}\right) \cdot 10^{6} \text{ (ppm)}$$

#### where

- V<sub>HYST</sub> = thermal hysteresis (in units of ppm).
- V<sub>NOM</sub> = the specified output voltage.
- V<sub>PRE</sub> = output voltage measured at 25°C pretemperature cycling.
- V<sub>POST</sub> = output voltage measured after the device has been cycled from 25°C through the specified temperature range of -40°C to 125°C and returned to 25°C.

## 9.3.4 Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise for each member of the REF50xx family is specified in the table. The noise voltage increases with output voltage and operating temperature. Additional filtering can be used to improve output noise levels, although take care to ensure the output impedance does not degrade performance.

For additional information about how to minimize noise and maximize performance in mixed-signal applications such as data converters, refer to the series of *Analog Applications Journal* articles entitled, *How a Voltage Reference Affects ADC Performance*. This three-part series is available for download from the TI website under three literature numbers: SLYT331, SLYT339, and SLYT355 for Part I, Part II, and Part III, respectively.



## Feature Description (continued)




Figure 38. Noise Reduction Using the TRIM/NR Pin

# 9.3.5 Output Adjustment Using the TRIM/NR Pin

The REF50xx provides a very accurate, factory-trimmed voltage output. However,  $V_{OUT}$  can be adjusted using the trim and noise reduction pin (TRIM/NR, pin 5). Figure 39 shows a typical circuit that allows an output adjustment of  $\pm 15$ mV




Figure 39. V<sub>OUT</sub> Adjustment Using the TRIM/NR Pin

The REF50xx allows access to the bandgap through the TRIM/NR pin. Placing a capacitor from the TRIM/NR pin to GND (see Figure 38) in combination with the internal  $R_3$  and  $R_4$  resistors creates a low-pass filter. A capacitance of  $1\mu F$  creates a low-pass filter with the corner frequency from 10 Hz to 20 Hz. Such a filter decreases the overall noise measured on the  $V_{OUT}$  pin by half. Higher capacitance results in a lower filter cutoff frequency, further reducing output noise. Using this capacitor increases start-up time.

#### 9.4 Device Functional Modes

#### 9.4.1 Basic Connections

Figure 40 shows the typical connections for the REF50xx. TI recommends a supply bypass capacitor ranging from 1  $\mu$ F to 10  $\mu$ F. A 1- $\mu$ F to 50- $\mu$ F output capacitor (C<sub>L</sub>) must be connected from V<sub>OUT</sub> to GND. The ESR value of C<sub>L</sub> must be less than or equal to 1.5  $\Omega$  to ensure output stability. To minimize noise, the recommended ESR of C<sub>L</sub> is from 1  $\Omega$  and 1.5  $\Omega$ .

# **Device Functional Modes (continued)**




Figure 40. Basic Connections

## 9.4.2 Supply Voltage

The REF50xx family of voltage references features extremely low dropout voltage. With the exception of the REF5020, which has a minimum supply requirement of 2.7 V, these references can be operated with a supply of 200 mV more than the output voltage in an unloaded condition. For loaded conditions, a typical dropout voltage versus load plot is shown in Figure 6 in the *Typical Characteristics*.

## 9.4.3 Negative Reference Voltage

For applications requiring a negative and positive reference voltage, the REF50xx and OPA735 can be used to provide a dual-supply reference from a 5-V supply. Figure 41 shows the REF5025 used to provide a 2.5-V supply reference voltage. The low drift performance of the REF50xx complements the low offset voltage and zero drift of the OPA735 to provide an accurate solution for split-supply applications. Take care to match the temperature coefficients of  $R_1$  and  $R_2$ .




Figure 41. The REF5025 and OPA735 Create Positive and Negative Reference Voltages



# 10 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

Data acquisition systems often require stable voltage references to maintain accuracy. The REF50xx family features low noise, very low drift, and high initial accuracy for high-performance data converters. Figure 42 shows the REF5040 in a basic data acquisition system.

# 10.2 Typical Applications

#### 10.2.1 16-bit, 250-KSPS Data Acquisition System




Figure 42. Complete Data Acquisition System Using REF50xx

### 10.2.1.1 Design Requirements

When using REF50xx in the design, it is important to select proper output capacitor that does not create gain peaking which increases total system noise. At the same time, the capacitor must be selected to provide required filtering performance for the system. In addition, input bypass capacitor and noise reduction capacitors must be added for optimum performances. During the design of the data acquisition system, equal consideration must be given to the buffering analog input signal as well as the reference voltage. Having a properly designed input buffer with an associated RC filter is a necessary requirement for good performance of the Data Acquisition System.

# 10.2.1.2 Detailed Design Procedure

The OPA365 is used to drive the 16-bit Analog to Digital Converter (ADS8326). The RC filter at the output of the OPA365 is used to reduce the charge kick-back created by the opening and closing of the sampling switch inside the ADC. The RC filter should be designed such that the voltage at the sampling capacitor settles to 16-bit accuracy within the acquisition time of the ADC. The bandwidth of the driving amplifier should at least be 4 times the bandwidth of the RC filter.



# Typical Applications (continued)

The REF5040 is used to drive the REF pin of the ADS8326. Proper selection of Voltage Reference output capacitor is very important for this design. Very Low ESR creates gain-peaking which degrades SNR of the total system. If the ESR of the capacitor is not enough, then an additional resistor must be added in series with the output capacitor. A capacitance of 1  $\mu$ F can be connected to the NR pin to reduce bandgap noise of the REF50xx.

SNR Measurements using different RC filters at the output of OPA365, different values of output capacitor for the REF50xx and different values of capacitors at the TRIM/NR pin are shown in Table 1.

**Table 1. Data Acquisition Measurement Results for Different Conditions** 

	TEST CONDITION 1	TEST CONDITION 2	TEST CONDITION 3
OPA365 RC filter	124 Ω, 1 nF	124 Ω, 1 nF	124 Ω, 100 μF
REF5040 Output capacitor	10 μF	10 μF + 47 μF	10 μF + 47 μF
TRIM /NR pin capacitor	0 μF	1 μF	1 µF
SNR	86.7 dB	92.8 dB	95

### 10.2.1.3 Application Curve




Figure 43. FFT plot- Noise floor of Data Acquisition system



# 11 Power Supply Recommendations

The REF50xx family of voltage references features extremely low dropout voltage. With the exception of the REF5020, which has a minimum supply requirement of 2.7 V, these references can be operated with a supply of 200 mV more than the output voltage in an unloaded condition. For loaded conditions, a typical dropout voltage versus load plot is shown in Figure 6 in the *Typical Characteristics*. TI recommends a supply bypass capacitor ranging from 1  $\mu$ F to 50  $\mu$ F.

# 12 Layout

## 12.1 Layout Guidelines

- Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The
  recommended value of this bypass capacitor is from 1 μF to 10 μF. If necessary, additional decoupling
  capacitance can be added to compensate for noisy or high-impedance power supplies.
- Place a 1-µF noise filtering capacitor between the NR pin and ground.
- The output must be decoupled with a 1-μF to 50-μF capacitor. In series with load capacitor, add an ESR of 1
  Ω for the best noise performance.
- A high-frequency, 1-µF capacitor can be added in parallel between the output and ground to filter noise and help with switching loads as data converters.

# 12.2 Layout Example




Figure 44. Layout Example

## 12.3 Power Dissipation

The REF50xx family is specified to deliver current loads of ±10 mA over the specified input voltage range. The temperature of the device increases according to Equation 4

$$T_{II} = T_A + P_D \times \theta_{IA}$$

where

- T<sub>J</sub> = Junction temperature (°C)
- T<sub>A</sub> = Ambient temperature (°C)
- P<sub>D</sub> = Power dissipated (W)
- $\theta_{JA}$  = Junction-to-ambient thermal resistance (°C/W)

The REF50xx junction temperature must not exceed the absolute maximum rating of 150°C.

(4)



# 13 Device and Documentation Support

## 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- 0.05uV/degC (max), Single-Supply CMOS Zero-Drift Series Operational Amplifier, SBOS282.
- REF5020 PSpice Model, SLIM160.
- REF5020 TINA-TI Reference Design, SLIM159.
- REF5020 TINA-TI Spice Model, SLIM158.
- INA270 PSpice Model, SBOM485.
- INA270 TINA-TI Reference Design, SBOC246.
- INA270 TINA-TI Spice Model, SBOM306.

### 13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
REF5010	Click here	Click here	Click here	Click here	Click here
REF5020	Click here	Click here	Click here	Click here	Click here
REF5025	Click here	Click here	Click here	Click here	Click here
REF5030	Click here	Click here	Click here	Click here	Click here
REF5040	Click here	Click here	Click here	Click here	Click here
REF5045	Click here	Click here	Click here	Click here	Click here
REF5050	Click here	Click here	Click here	Click here	Click here

## 13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2007–2015, Texas Instruments Incorporated

Submit Documentation Feedback





24-Sep-2015

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REF5010AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5010 A	Samples
REF5010AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50G	Samples
REF5010AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50G	Samples
REF5010AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5010 A	Samples
REF5010ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5010	Samples
REF5010IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50G	Samples
REF5010IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50G	Samples
REF5020AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5020 A	Samples
REF5020AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5020 A	Samples
REF5020AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50A	Samples
REF5020AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50A	Samples
REF5020AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5020 A	Samples
REF5020AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5020 A	Samples
REF5020ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5020	Samples



www.ti.com

24-Sep-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REF5020IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5020	Samples
REF5020IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50A	Samples
REF5020IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50A	Samples
REF5020IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5020	Samples
REF5020IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5020	Samples
REF5025AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5025 A	Samples
REF5025AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5025 A	Samples
REF5025AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50B	Samples
REF5025AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50B	Samples
REF5025AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5025 A	Samples
REF5025AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5025 A	Samples
REF5025ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5025	Samples
REF5025IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5025	Sample
REF5025IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50B	Sample
REF5025IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50B	Sample
REF5025IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5025	Sample





www.ti.com

24-Sep-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REF5025IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5025	Samples
REF5030AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5030 A	Samples
REF5030AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5030 A	Samples
REF5030AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50C	Samples
REF5030AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50C	Samples
REF5030AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5030 A	Samples
REF5030AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5030 A	Samples
REF5030ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5030	Samples
REF5030IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5030	Samples
REF5030IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50C	Samples
REF5030IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50C	Samples
REF5030IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5030	Samples
REF5040AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5040 A	Samples
REF5040AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5040 A	Samples
REF5040AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50D	Samples



www.ti.com

24-Sep-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REF5040AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50D	Samples
REF5040AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5040 A	Samples
REF5040ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5040	Samples
REF5040IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5040	Samples
REF5040IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50D	Samples
REF5040IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50D	Samples
REF5040IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5040	Samples
REF5040IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5040	Samples
REF5045AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5045 A	Samples
REF5045AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5045 A	Samples
REF5045AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50E	Samples
REF5045AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50E	Samples
REF5045AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5045 A	Samples
REF5045AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5045 A	Samples
REF5045ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5045	Samples
REF5045IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50E	Samples





ti.com 24-Sep-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
REF5045IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50E	Sample
REF5045IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5045	Sample
REF5050AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5050 A	Sample
REF5050AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5050 A	Sampl
REF5050AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50F	Samp
REF5050AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50F	Samp
REF5050AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5050 A	Samp
REF5050ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5050	Samp
REF5050IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5050	Samp
REF5050IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50F	Samp
REF5050IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R50F	Samp
REF5050IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5050	Samp
REF5050IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	REF 5050	Samp

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.



# PACKAGE OPTION ADDENDUM

24-Sep-2015

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF REF5020, REF5025, REF5040, REF5050:

Enhanced Product: REF5020-EP, REF5025-EP, REF5040-EP, REF5050-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 19-Feb-2016


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF5010AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5010AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5010AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5010IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5010IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5020AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5020AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5020AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5020IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5020IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5020IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5025AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5025AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5025AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5025IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5025IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5025IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5030AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Feb-2016

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF5030AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5030AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5030IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5030IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5040AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5040AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5040AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5040IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5040IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5040IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5045AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5045AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5045AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5045IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5045IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5045IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5050AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5050AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5050AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF5050IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5050IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF5050IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 19-Feb-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF5010AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5010AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5010AIDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5010IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5010IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5020AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5020AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5020AIDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5020IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5020IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5020IDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5025AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5025AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5025AIDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5025IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5025IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5025IDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5030AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5030AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5030AIDR	SOIC	D	8	2500	367.0	367.0	35.0



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Feb-2016

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF5030IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5030IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5040AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5040AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5040AIDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5040IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5040IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5040IDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5045AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5045AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5045AIDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5045IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5045IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5045IDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5050AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5050AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5050AIDR	SOIC	D	8	2500	367.0	367.0	35.0
REF5050IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
REF5050IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
REF5050IDR	SOIC	D	8	2500	367.0	367.0	35.0

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>