

## 14-Bit, +5V, 200ksps ADC with 10µA Shutdown

### **General Description**

The MAX11101 low-power, 14-bit analog-to-digital converter (ADC) features a successive approximation ADC, automatic power-down, fast 1.1µs wake-up, and a highspeed SPI/QSPI<sup>TM</sup>/MICROWIRE®-compatible interface. The MAX11101 operates with a single +5V analog supply and features a separate digital supply, allowing direct interfacing with 2.7V to 5.25V digital logic.

At the maximum sampling rate of 200ksps, the MAX11101 typically consumes 2.45mA. Power consumption is typically 12.25mW ( $V_{AVDD} = V_{DVDD} = 5V$ ) at a 200ksps (max) sampling rate. AutoShutdown™ reduces supply current to 140µA at 10ksps and to less than 10µA at reduced sampling rates.

Excellent dynamic performance and low power, combined with ease of use and small package size (10-pin µMAX® and 12-bump WLP), make the MAX11101 ideal for battery-powered and data-acquisition applications or for other circuits with demanding power consumption and space requirements.

### **Applications**

Motor Control Industrial Process Control Industrial I/O Modules **Data-Acquisition Systems** Thermocouple Measurements Accelerometer Measurements

Portable- and Battery-Powered Equipment


Ordering Information appears at end of data sheet.

#### **Features**

- ♦ 14-Bit Resolution, 1 LSB DNL
- ♦ +5V Single-Supply Operation
- **♦** Adjustable Logic Level (2.7V to 5.25V)
- ♦ Input Voltage Range: 0 to V<sub>RFF</sub>
- ♦ Internal Track-and-Hold, 4MHz Input Bandwidth
- ♦ SPI/QSPI/MICROWIRE-Compatible Serial Interface
- ♦ Small 10-Pin µMAX and WLP Packages
- **♦ Low Power**

2.45mA at 200ksps 140µA at 10ksps 0.1µA in Power-Down Mode

### **Functional Diagram**



QSPI is a trademark of Motorola, Inc.

MICROWIRE is a registered trademark of National Semiconductor Corp.

AutoShutdown is a trademark and µMAX is a registered trademark of Maxim Integrated Products, Inc.

For related parts and recommended products to use with this part, refer to: www.maxim-ic.com/MAX11101.related

MIXIM

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

AVDD to AGND	0.3V to +6V	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
DVDD to DGND	0.3V to +6V	μMAX (derate 5.6mW/°C above +70°C)444mW
DGND to AGND	0.3V to +0.3V	WLP (derate 16.1mW/°C above +70°C)1300mW (Note 1)
AIN, REF to AGND	0.3V to (V <sub>AVDD</sub> + 0.3V)	Operating Temperature Range40°C to +85°C
SCLK, CS to DGND	0.3V to +6V	Maximum Junction Temperature+150°C
DOUT to DGND	0.3V to (V <sub>DVDD</sub> + 0.3V)	Storage Temperature Range65°C to +150°C
Maximum Current Into Any Pin	, 5,55	Lead Temperature (µMAX only; soldering, 10s)+300°C
,		Soldering Temperature (reflow)+260°C

Note 1: All WLP devices are 100% production tested at  $T_A = +25^{\circ}$ C. Specifications over temperature limits are guaranteed by design and characterization..

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 2)						
Resolution			14			Bits
Relative Accuracy	INL	(Note 3)	-1		+1	LSB
Differential Nonlinearity	DNL	No missing codes over temperature	-1	±0.5	+1	LSB
Transition Noise		RMS noise		±0.32		LSB <sub>RMS</sub>
Offset Error				0.2	1	mV
Gain Error (Note 4)				±0.002	±0.01	%FSR
Offset Drift				0.4		ppm/°C
Gain Drift (Note 4)				0.2		ppm/°C
DYNAMIC SPECIFICATIONS (1)	kHz sine wav	e, 4.096V <sub>P-P</sub> ) (Note 2)				
Signal-to-Noise Plus Distortion	SINAD		81	84		dB
Signal-to-Noise Ratio	SNR		82	84		dB
Total Harmonic Distortion	THD			-99	-86	dB
Spurious-Free Dynamic Range	SFDR		87	101		dB
Full-Power Bandwidth		-3dB point		4		MHz
Full-Linear Bandwidth		SINAD > 81dB		20		kHz
CONVERSION RATE						
Conversion Time	t <sub>CONV</sub>	(Note 5)	5		240	μs
Serial Clock Frequency	fSCLK		0.1		4.8	MHz
Aperture Delay				15		ns
Aperture Jitter				< 50		ps
Sample Rate	f <sub>S</sub>	f <sub>SCLK</sub> /24			200	ksps
Track/Hold Acquisition Time	t <sub>ACQ</sub>		1.1			μs

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD} = V_{DVDD} = 4.75V \text{ to } 5.25V, f_{SCLK} = 4.8MHz (50\% \text{ duty cycle}), 24 clocks/conversion (200ksps), <math>V_{REF} = 4.096V, T_A = T_{MIN} \text{ to } 1.000 \text{ duty cycle}$  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG INPUT (AIN)						
Input Range	V <sub>AIN</sub>		0		V <sub>REF</sub>	V
Input Leakage Current		SCLK idle		0.01	1	μΑ
EXTERNAL REFERENCE						
Input Voltage Range	V <sub>REF</sub>		3.8		V <sub>AVDD</sub>	V
		V <sub>REF</sub> = 4.096V, f <sub>SCLK</sub> = 4.8MHz		60	150	
Input Current	I <sub>REF</sub>	V <sub>REF</sub> = 4.096V, SCLK idle		0.01	10	μΑ
		CS = DVDD, SCLK idle		0.01		
DIGITAL INPUTS (SCLK, $\overline{\text{CS}}$ )						
Input High Voltage	V <sub>IH</sub>	V <sub>DVDD</sub> = 2.7V to 5.25V	0.7 x V <sub>DVDD</sub>			V
Input Low Voltage	V <sub>IL</sub>	V <sub>DVDD</sub> = 2.7V to 5.25V			0.3 x V <sub>DVDD</sub>	V
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = 0$ to $V_{DVDD}$		±0.1	±1	μΑ
Input Hysteresis	V <sub>HYST</sub>			0.2		V
Input Capacitance	C <sub>IN</sub>			15		рF
DIGITAL OUTPUT (DOUT)						
Output High Voltage	V <sub>OH</sub>	$I_{SOURCE} = 0.5 \text{mA}, V_{DVDD} = 2.7 \text{V to } 5.25 \text{V}$	V <sub>DVDD</sub> - 0.25			V
Output Low Voltage	V <sub>OL</sub>	$I_{SINK}$ = 2mA, $V_{DVDD}$ = 2.7V to 5.25V			0.4	V
Three-State Output Leakage Current	IL	$\overline{\text{CS}} = \text{DVDD}$		±0.1	±10	μΑ
Three-State Output Capacitance	C <sub>OUT</sub>	$\overline{\text{CS}} = \text{DVDD}$		15		рF
POWER SUPPLIES						
Analog Supply	V <sub>AVDD</sub>		4.75		5.25	V
Digital Supply	V <sub>DVDD</sub>		2.7		5.25	V
Analog Supply Current	I <sub>AVDD</sub>	CS = DGND, 200ksps		1.85	2.5	mA
Digital Supply Current	I <sub>DVDD</sub>	CS = DGND, DOUT = all zeros, 200ksps		0.6	1.0	mA
Shutdown Supply Current	I <sub>AVDD</sub> +	CS = DVDD, SCLK = idle		0.1	10	μΑ
Power-Supply Rejection Ratio	PSRR	V <sub>AVDD</sub> = V <sub>DVDD</sub> = 4.75V to 5.25V, full- scale input (Note 6)		68		dB

#### TIMING CHARACTERISTICS

(VAVDD = VDVDD = 4.75V to 5.25V, fSCLK = 4.8MHz (50% duty cycle), 24 clocks/conversion (200ksps), VREF = 4.096V, TA = TMIN to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (See Figure 1, Figure 2, Figure 3, and Figure 6.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Acquisition Time	t <sub>ACQ</sub>		1.1			μs
SCLK to DOUT Valid	t <sub>DO</sub>	C <sub>DOUT</sub> = 50pF			50	ns
CS Fall to DOUT Enable	t <sub>DV</sub>	C <sub>DOUT</sub> = 50pF			80	ns
CS Rise to DOUT Disable	t <sub>TR</sub>	C <sub>DOUT</sub> = 50pF			80	ns
CS Pulse Width	t <sub>CSW</sub>		50			ns
CS Fall to SCLK Rise Setup	t <sub>CSS</sub>		100			ns
CS Rise to SCLK Rise Hold	t <sub>CSH</sub>				0	ns
SCLK High Pulse Width	<sup>t</sup> CH		65			ns
SCLK Low Pulse Width	t <sub>CL</sub>		65			ns
SCLK Period	t <sub>CP</sub>		208			ns

#### TIMING CHARACTERISTICS

 $(\textbf{V}_{\textbf{AVDD}} = \textbf{4.75V to 5.25V}, \ \textbf{V}_{DVDD} = 2.7 \ \textbf{V to 5.25V}, \ \textbf{f}_{SCLK} = 4.8 \ \textbf{MHz} \ (50\% \ duty \ cycle), \ 24 \ clocks/conversion \ (200 \ ksps), \ \textbf{V}_{REF} = +4.096 \ \textbf{V}$ T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (See Figure 1, Figure 2, Figure 3, and Figure 6.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Acquisition Time	t <sub>ACQ</sub>		1.1			μs
SCLK to DOUT Valid	t <sub>DO</sub>	C <sub>DOUT</sub> = 50pF			100	ns
CS Fall to DOUT Enable	t <sub>DV</sub>	C <sub>DOUT</sub> = 50pF			100	ns
CS Rise to DOUT Disable	t <sub>TR</sub>	C <sub>DOUT</sub> = 50pF			80	ns
CS Pulse Width	tcsw		50			ns
CS Fall to SCLK Rise Setup	tcss		100			ns
CS Rise to SCLK Rise Hold	t <sub>CSH</sub>				0	ns
SCLK High Pulse Width	t <sub>CH</sub>		65			ns
SCLK Low Pulse Width	t <sub>CL</sub>		65			ns
SCLK Period	t <sub>CP</sub>		208			ns

- Note 2:  $V_{AVDD} = V_{DVDD} = +5V$ .
- Note 3: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has been calibrated.
- Note 4: Offset and reference errors nulled.
- Note 5: Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
- Note 6: Defined as the change in positive full scale caused by a ±5% variation in the nominal supply voltage.

# 14-Bit, +5V, 200ksps ADC with 10µA Shutdown

### **Typical Operating Characteristics**


 $(V_{AVDD} = V_{DVDD} = 5V, f_{SCLK} = 4.8MHz, C_{LOAD} = 50pF, V_{REF} = +4.096V, T_A = +25^{\circ}C, unless otherwise noted.)$ 





# 14-Bit, +5V, 200ksps ADC with 10µA Shutdown


## **Typical Operating Characteristics (continued)**


 $(V_{AVDD} = V_{DVDD} = 5V, f_{SCLK} = 4.8MHz, C_{LOAD} = 50pF, V_{REF} = +4.096V, T_A = +25^{\circ}C, unless otherwise noted.)$ 

















# 14-Bit, +5V, 200ksps ADC with 10µA Shutdown


## **Typical Operating Characteristics (continued)**

 $(V_{AVDD} = V_{DVDD} = 5V, f_{SCLK} = 4.8MHz, C_{LOAD} = 50pF, V_{REF} = +4.096V, T_A = +25^{\circ}C, unless otherwise noted.)$ 










SIGNAL-TO-NOISE RATIO (SNR) AND

# 14-Bit, +5V, 200ksps ADC with 10µA Shutdown

## **Pin Configurations**



## **Pin Description**

Pi	N	NAME	FUNCTION
WLP	μMAX	INAIVIE	FUNCTION
A1, B2	6	REF	External Reference Voltage Input. Sets the analog voltage range. Bypass to AGND with a 4.7µF capacitor.
A2	7	AVDD	Analog +5V Supply Voltage. Bypass to AGND with a 0.1µF capacitor.
A3, B1, C2	4, 8	AGND	Analog Ground
A4	10	SCLK	Serial Clock Input. SCLK drives the conversion process and clocks out data at data rates up to 4.8MHz.
В3	2	DGND	Digital Ground
B4	9	<del>CS</del>	Active Low Chip Select Input. Forcing $\overline{\text{CS}}$ high places the MAX11101 in shutdown with a typical current of 0.1µA. A high-to-low transition on $\overline{\text{CS}}$ activates normal operating mode and initiates a conversion.
C1	5	AIN	Analog Input
C3	3	DVDD	Digital Supply Voltage. Bypass to DGND with a 0.1µF capacitor.
C4	1	DOUT	Serial Data Output. Data changes state on SCLK's falling edge. DOUT is high impedance when $\overline{\text{CS}}$ is high.




Figure 1. Load Circuits for DOUT Enable Time and SCLK to DOUT Delay Time




Figure 2. Load Circuits for DOUT Disable Time

### **Detailed Description**

The MAX11101 includes an input track-and-hold (T/H) and successive-approximation register (SAR) circuitry to convert an analog input signal to a digital 14-bit output. Figure 4 shows the MAX11101 in its simplest configuration. The serial interface requires only three digital lines (SCLK, CS, and DOUT) and provides an easy interface to microprocessors (µPs).

The MAX11101 has two power modes: normal and shutdown. Driving CS high places the MAX11101 in shutdown, reducing the supply current to 0.1µA (typ), while pulling CS low places the MAX11101 in normal operating mode. Falling edges on  $\overline{CS}$  initiate conversions that are driven by SCLK. The conversion result is available at DOUT in unipolar serial format. The serial data stream consists of eight zeros followed by the data bits (MSB first). Figure 3 shows the interface-timing diagram.

#### **Analog Input**

Figure 5 illustrates the input sampling architecture of the ADC. The voltage applied at REF sets the full-scale input voltage.

#### Track-and-Hold (T/H)

In track mode, the analog signal is acquired on the internal hold capacitor. In hold mode, the T/H switches open and the capacitive DAC samples the analog input.




Figure 3. Detailed Serial Interface Timing




Figure 4. Typical Operating Circuit




Figure 5. Equivalent Input Circuit

During the acquisition, the analog input (AIN) charges capacitor CDAC. The acquisition interval ends on the falling edge of the sixth clock cycle (Figure 6). At this instant, the T/H switches open. The retained charge on CDAC represents a sample of the input.

In hold mode, the capacitive digital-to-analog converter (DAC) adjusts during the remainder of the conversion cycle to restore node ZERO to zero within the limits of 14-bit resolution. At the end of the conversion, force  $\overline{CS}$ high and then low to reset the input side of the CDAC switches back to AIN, and charge CDAC to the input signal again.

The time required for the T/H to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time (tACO) is the maximum time the device takes to acquire the signal. Use the following formula to calculate acquisition time:

$$t_{ACO} = 11(R_S + R_{IN}) \times 35pF$$

where  $R_{IN} = 800\Omega$ ,  $R_{S}$  = the input signal's source impedance, and  $t_{ACQ}$  is never less than 1.1 $\mu$ s. A source impedance less than  $1k\Omega$  does not significantly affect the ADC's performance.

To improve the input signal bandwidth under AC conditions, drive AIN with a wideband buffer (> 4MHz) that can drive the ADC's input capacitance and settle quickly.

#### **Input Bandwidth**

The ADC's input tracking circuitry has a 4MHz smallsignal bandwidth, so it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid aliasing of unwanted high-frequency signals into the frequency band of interest, use anti-alias filtering.

#### **Analog Input Protection**

Internal protection diodes, which clamp the analog input to AVDD and/or AGND, allow the input to swing from VAGND -0.3V to V<sub>AVDD</sub> + 0.3V, without damaging the device.

If the analog input exceeds 300mV beyond the supplies, limit the input current to 10mA.

### **Digital Interface**

#### Initialization After Power-Up and Starting a Conversion

The digital interface consists of two inputs, SCLK and CS, and one output, DOUT. A logic-high on CS places the MAX11101 in shutdown (autoshutdown) and places DOUT in a high-impedance state. A logic-low on  $\overline{\text{CS}}$ places the MAX11101 in the fully powered mode.

To start a conversion, pull  $\overline{\text{CS}}$  low. A falling edge on  $\overline{\text{CS}}$ initiates an acquisition. SCLK drives the A/D conversion and shifts out the conversion results (MSB first) at DOUT.

#### **Timing and Control**

Conversion-start and data-read operations are controlled by the CS and SCLK digital inputs (Figure 6 and Figure 7). Ensure that the duty cycle on SCLK is between 40% and 60% at 4.8MHz (the maximum clock frequency). For lower clock frequencies, ensure that the minimum high and low times are at least 65ns. Conversions with SCLK rates less than 100kHz may result in reduced accuracy due to leakage.

Note: Coupling between SCLK and the analog inputs (AIN and REF) may result in an offset. Variations in frequency, duty cycle, or other aspects of the clock signal's shape result in changing offset.




Figure 6. External Timing Diagram




Figure 7. Shutdown Sequence

A CS falling edge initiates an acquisition sequence. The analog input is stored in the capacitive DAC, DOUT changes from high impedance to logic-low, and the ADC begins to convert after the sixth clock cycle. SCLK drives the conversion process and shifts out the conversion result on DOUT.

SCLK begins shifting out the data (MSB first) after the falling edge of the 8th SCLK pulse. Twenty-four falling clock edges are needed to shift out the eight leading zeros, 14 data bits, and 2 sub-bits (S1 and S0). Extra clock pulses occurring after the conversion result has been clocked out, and prior to the rising edge of CS, produce trailing zeros at DOUT and have no effect on the converter operation.

Force  $\overline{\text{CS}}$  high after reading the conversion's LSB to reset the internal registers and place the MAX11101 in shutdown. For maximum throughput, force  $\overline{\text{CS}}$  low again to initiate the next conversion immediately after the specified minimum time (t<sub>CSW</sub>).

Note: Forcing  $\overline{\text{CS}}$  high in the middle of a conversion immediately aborts the conversion and places the MAX11101 in shutdown.

#### **Output Coding and Transfer Function**

The data output from the MAX11101 is binary and Figure 8 depicts the nominal transfer function. Code transitions occur halfway between successive-integer LSB values  $(V_{BFF} = 4.096V \text{ and } 1 \text{ LSB} = 250\mu\text{V or } 4.096V/16384).$ 

### **Applications Information**

#### **External Reference**

The MAX11101 requires an external reference with a voltage range between 3.8V and AVDD. Connect the external reference directly to REF. Bypass REF to AGND with a 4.7µF capacitor. When not using a low-ESR bypass capacitor, use a 0.1µF ceramic capacitor in parallel with the 4.7µF capacitor. Noise on the reference degrades conversion accuracy.

The input impedance at REF is  $40\Omega$  for DC currents. During a conversion, the external reference at REF must deliver 100µA of DC load current and have an output impedance of  $10\Omega$  or less.

For optimal performance, buffer the reference through an op amp and bypass the REF input. Consider the MAX11101's equivalent input noise (80µV<sub>RMS</sub>) when choosing a reference.




Figure 8. Unipolar Transfer Function, Full Scale (FS) = V<sub>RFF</sub>, Zero Scale (ZS) = GND

#### **Input Buffer**

Most applications require an input buffer amplifier to achieve 14-bit accuracy. If the input signal is multiplexed, switch the input channel immediately after acquisition, rather than near the end of or after a conversion (Figure 9). This allows the maximum time for the input buffer amplifier to respond to a large step change in the input signal. The input amplifier must have a slew rate of at least 2V/µs to complete the required output voltage change before the beginning of the acquisition time.

At the beginning of the acquisition, the internal sampling capacitor array connects to AIN (the amplifier output). causing some output disturbance. Ensure that the sampled voltage has settled before the end of the acquisition time.

#### **Digital Noise**

Digital noise can couple to AIN and REF. The conversion clock (SCLK) and other digital signals active during input acquisition contribute noise to the conversion result. Noise signals synchronous with the sampling interval result in an effective input offset. Asynchronous signals produce random noise on the input, whose high-frequency components may be aliased into the frequency band of interest. Minimize noise by presenting a low impedance (at the frequencies contained in the noise signal) at the inputs. This requires bypassing AIN to AGND, or buffering the input with an amplifier that has a small-signal bandwidth of several MHz, or preferably both. AIN has about 4MHz of bandwidth.

#### **Distortion**

Avoid degrading dynamic performance by choosing an amplifier with distortion much less than the MAX11101's total harmonic distortion (THD = -99dB at 1kHz) at frequencies of interest. If the chosen amplifier has insufficient common-mode rejection, which results in degraded THD performance, use the inverting configuration (positive input grounded) to eliminate errors from this source. Low temperature-coefficient, gain-setting resistors reduce linearity errors caused by resistance changes due to self-heating. To reduce linearity errors due to finite amplifier gain, use amplifier circuits with sufficient loop gain at the frequencies of interest.

#### **DC** Accuracy

To improve DC accuracy, choose a buffer with an offset much less than the MAX11101's offset (1mV (max) for +5V supply), or whose offset can be trimmed while maintaining stability over the required temperature range.




Figure 9. Change Multiplexer Input Near Beginning of Conversion to Allow Time for Slewing and Settling

#### Serial Interfaces

The MAX11101's interface is fully compatible with SPI, QSPI, and MICROWIRE standard serial interfaces.

If a serial interface is available, establish the CPU's serial interface as master, so that the CPU generates the serial clock for the MAX11101. Select a clock frequency between 100kHz and 4.8MHz:

- 1) Use a general-purpose I/O line on the CPU to pull  $\overline{\text{CS}}$ low.
- 2) Activate SCLK for a minimum of 24 clock cycles. The serial data stream of eight leading zeros followed by the MSB of the conversion result begins at the falling edge of CS. DOUT transitions on SCLK's falling edge and the output is available in MSB-first format.

- Observe the SCLK to DOUT valid timing characteristic. Clock data into the µP on SCLK's rising edge.
- 3) Pull  $\overline{\text{CS}}$  high at or after the 24th falling clock edge. If CS remains low, trailing zeros are clocked out after the 2 sub-bits, S1 and S0.
- 4) With CS high, wait at least 50ns (t<sub>CSW</sub>) before starting a new conversion by pulling  $\overline{CS}$  low. A conversion can be aborted by pulling CS high before the conversion ends. Wait at least 50ns before starting a new conversion.

Data can be output in three 8-bit sequences or continuously. The bytes contain the results of the conversion padded with eight leading zeros before the MSB. If the serial clock has not been idled after the sub-bits (S1 and S0) and CS has been kept low, DOUT sends trailing zeros.

# 14-Bit, +5V, 200ksps ADC with 10µA Shutdown




Figure 10a. SPI Connections

## CS 1/0 SCLK SK DOUT MICROWIRE MIXIM MAX11101

Figure 10b. MICROWIRE Connections

#### **SPI and MICROWIRE Interfaces**

When using the SPI (Figure 10a) or MICROWIRE (Figure 10b) interfaces, set CPOL = 0 and CPHA = 0. Conversion begins with a falling edge on  $\overline{CS}$  (Figure 10c). Three consecutive 8-bit readings are necessary to obtain the entire 14-bit result from the ADC. DOUT data transitions on the serial clock's falling edge. The first 8-bit data stream contains all leading zeros. The second 8-bit data stream contains the MSB through D6. The third 8-bit data stream contains D5 through D0 followed by S1 and S0.




Figure 10c. SPI/MICROWIRE Interface Timing Sequence (CPOL = CPHA =0)




Figure 11a. QSPI Connections




Figure 11b. QSPI Interface Timing Sequence (CPOL = CPHA = 0)




Figure 12a. SPI Interface Connection for a PIC16/PIC17

#### **QSPI** Interface

Using the high-speed QSPI interface with CPOL = 0 and CPHA = 0, the MAX11101 supports a maximum fsclk of 4.8MHz. Figure 11a shows the MAX11101 connected to a QSPI master and Figure 11b shows the associated interface timing.

#### PIC16 with SSP Module and PIC17 Interface

The MAX11101 is compatible with a PIC16/PIC17 microcontroller (µC) using the synchronous serial-port (SSP) module.

To establish SPI communication, connect the controller as shown in Figure 12a. Configure the PIC16/PIC17 as system master, by initializing its synchronous serial-port control register (SSPCON) and synchronous serial-port status register (SSPSTAT) to the bit patterns shown in Table 1 and Table 2.

In SPI mode, the PIC16/PIC17 µC allows 8 bits of data to be synchronously transmitted and received simultaneously. Three consecutive 8-bit readings (Figure 12b) are necessary to obtain the entire 14-bit result from the ADC. DOUT data transitions on the serial clock's falling edge and is clocked into the µC on SCLK's rising edge. The first 8-bit data stream contains all zeros. The second 8-bit data stream contains the MSB through D6. The third 8-bit data stream contains bits D5 through D0 followed by S1 and S0.




Figure 12b. SPI Interface Timing with PIC16/PIC17 in Master Mode (CKE = 1, CKP = 0, SMP = 0, SSPM3 - SSPM0 =0001)

### **Table 1. Detailed SSPCON Register Contents**

CONTR	CONTROL BIT MAX11101 SETTINGS		SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPCON)	
WCOL	BIT 7	X	Write Collision Detection Bit	
SSPOV	BIT 6	Х	Receive Overflow Detect Bit	
SSPEN	BIT 5	1	Synchronous Serial-Port Enable Bit: 0: Disables serial port and configures these pins as I/O port pins. 1: Enables serial port and configures SCK, SDO, and SCI pins as serial port pins.	
CKP	BIT 4	0	Clock Polarity Select Bit. CKP = 0 for SPI master mode selection.	
SSPM3	BIT 3	0		
SSPM2	BIT 2	0	Symphronous Sovial Port Mode Salest Dit Sote SDI meeter made and calcute face of face 1/16	
SSPM1	SSPM1 BIT 1 0 Synchronous Serial-Port Mode Select Bit. Sets SPI master mode and selects to		Synchronous Serial-Port Mode Select Bit. Sets SPI master mode and selects f <sub>CLK</sub> = f <sub>OSC</sub> /16	
SSPM0	BIT 0	1		

## **Table 2. Detailed SSPSTAT Register Contents**

CONTROL BIT MAX11101 SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPSTAT)		SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPSTAT)		
SMP	BIT 7	0	SPI Data Input Sample Phase. Input data is sampled at the middle of the data output time.	
CKE	BIT 6	1	SPI Clock Edge Select Bit. Data will be transmitted on the rising edge of the serial clock.	
D/A	BIT 5	Х	Data Address Bit	
Р	BIT 4	Х	STOP Bit	
S	BIT 3	Х	START Bit	
R/W	BIT 2	Х	Read/Write Bit Information	
UA	BIT 1	Х	Update Address	
BF	BIT 0	Х	Buffer Full Status Bit	

#### **Definitions**

#### **Integral Nonlinearity**

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-fit straight line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX11101 are measured using the endpoint method.

#### **Differential Nonlinearity**

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of 1 LSB guarantees no missing codes and a monotonic transfer function.

#### **Aperture Definitions**

Aperture jitter (t<sub>AJ</sub>) is the sample-to-sample variation in the time between samples. Aperture delay (tAD) is the time between the falling edge of the sampling clock and the instant when the actual sample is taken.

#### Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization noise error only and results directly from the ADCs resolution (N bits):

$$SNR = (6.02 \times N + 1.76)dB$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

#### Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals.

$$SINAD(dB) = 20 \times log \left[ \frac{Signal_{RMS}}{(Noise + Distortion)_{RMS}} \right]$$

#### **Effective Number of Bits**

Effective number of bits (ENOB) indicate the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the effective number of bits as follows:

$$ENOB = (SINAD - 1.76)/6.02$$

Figure 13 shows the effective number of bits as a function of the MAX11101's input frequency.

#### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

THD = 
$$20 \times log \left[ \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V1} \right]$$

where  $V_1$  is the fundamental amplitude and  $V_2$  through V<sub>5</sub> are the 2nd- through 5th-order harmonics.

#### Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest frequency component.




Figure 13. Effective Number of Bits vs. Input Frequency

#### Supplies, Layout, Grounding and Bypassing

Use PCBs with separate analog and digital ground planes. Do not use wire-wrap boards. Connect the two ground planes together at the MAX11101. Isolate the digital supply from the analog with a low-value resistor  $(10\Omega)$  or ferrite bead when the analog and digital supplies come from the same source (Figure 14).

Constraints on sequencing the power supplies and inputs are as follows:

- Apply AGND before DGND.
- Apply AIN and REF after AVDD and AGND are present.
- DVDD is independent of the supply sequencing.

Ensure that digital return currents do not pass through the analog ground and that return-current paths are low impedance. A 5mA current flowing through a PCB ground trace impedance of only  $0.05\Omega$  creates an error voltage of about 250µV, 1 LSB error with a 4V full-scale system.

The board layout should ensure that digital and analog signal lines are kept separate. Do not run analog and digital (especially the SCLK and DOUT) lines parallel to one another. If one must cross another, do so at right angles.

The ADCs high-speed comparator is sensitive to highfrequency noise on the AVDD power supply. Bypass an excessively noisy supply to the analog ground plane with a 0.1µF capacitor in parallel with a 1µF to 10µF low-ESR capacitor. Keep capacitor leads short for best supplynoise rejection.




Figure 14. Powering AVDD and DVDD from a Single Supply

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX11101EUB+	-40°C to +85°C	10 μMAX
MAX11101EWC+	-40°C to +85°C	12 WLP

+Denotes a lead(Pb)-free/RoHS-compliant package.

### **Chip Information**

PROCESS: BICMOS

### Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
10 μMAX	U10+2	<u>21-0061</u>	90-0330
12 WLP	W121A2+1	<u>21-0009</u>	Refer to Application Note 1891

# 14-Bit, +5V, 200ksps ADC with 10µA Shutdown

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/11	Initial release	_
1	1/12	Revised the Absolute Maximum Ratings and Electrical Characteristics.	2–4

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX11101EUB+ MAX11101EUB+T MAX11101EWC+T