

`inst.eecs.berkeley.edu/~cs61c`
CS61C : Machine Structures

Lecture 30 – RISC-V Datapath II

Instructors
Dan Garcia and Bora Nikolic
2018-10-31




Review

- CPU design involves datapath and control logic
- Typical five stages of execution
 - Fetch, Decode, Execute, Memory access, Write back
- We built a datapath for arithmetic and logic for RISC-V R and I instructions
 - And sketched out control
- Will add data memory access (loads, stores), branches, jumps, etc...




R+I Datapath



Add lw

•RISC-V Assembly Instruction (I-type): `lw x14, 8(x2)`




•The 12-bit signed immediate is added to the base address in register `rs1` to form the **memory** address

•This is very similar to the add-immediate operation but used to create address not to create final result

•The value loaded from **memory** is stored in register `rd`

Adding lw to Datapath



All RV32 Load Instructions

<code>imm[11:0]</code>	<code>rs1</code>	<code>000</code>	<code>rd</code>	<code>0000011</code>	<code>lb</code>
<code>imm[11:0]</code>	<code>rs1</code>	<code>001</code>	<code>rd</code>	<code>0000011</code>	<code>lh</code>
<code>imm[11:0]</code>	<code>rs1</code>	<code>010</code>	<code>rd</code>	<code>0000011</code>	<code>lw</code>
<code>imm[11:0]</code>	<code>rs1</code>	<code>100</code>	<code>rd</code>	<code>0000011</code>	<code>lbu</code>
<code>imm[11:0]</code>	<code>rs1</code>	<code>101</code>	<code>rd</code>	<code>0000011</code>	<code>lhu</code>

funct3 field encodes size and
'signedness' of load data

- Supporting the narrower loads requires additional logic to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.




• It is just a mux mod

Adding sw Instruction

- sw: Reads two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!

sw x14, 8(x2)




offset[11:5] = 0 rs2=14 rs1=2 SW offset[4:0] = 8 STORE




combined 12-bit offset = 8


Datapath with 1w



Adding sw to Datapath




I+S Immediate Generation



- Just need a 5-bit mux to select between two positions where imm[31:0] low five bits of immediate can reside in instruction
- Other bits in immediate are wired to fixed positions in instruction


Implementing Branches



- **B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate**
- **But now immediate represents values -4096 to +4094 in 2-byte increments**
- **The 12 immediate bits encode *even* 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)**



Datapath So Far




To Add Branches


- Different change to the state:
 - $PC = \begin{cases} PC + 4, & \text{branch not taken} \\ PC + \text{immediate}, & \text{branch taken} \end{cases}$
- Six branch instructions: BEQ, BNE, BLT, BGE, BLTU, BGEU
- Need to compute $PC + \text{immediate}$ and to compare values of $rs1$ and $rs2$
 - But have only one ALU – need more hardware



Adding Branches



Branch Comparator




- **BrEq = 1, if $A=B$**
- **BrLT = 1, if $A < B$**
- **BrUn = 1 selects unsigned comparison for BrLT, 0=signed**

- **BGE branch: $A \geq B$, if $\overline{A < B}$**
 $\overline{A < B} = \neg(A < B)$

Branch Immediates (In Other ISAs)


- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- Standard approach: Treat immediate as in range -2048..+2047, then shift left by 1 bit to multiply by 2 for branches



Each instruction immediate bit can appear in one of two places in output immediate value – so need one 2-way mux per bit

RISC-V Branch Immediates

- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- RISC-V approach: keep 11 immediate bits in fixed position in output value, and rotate LSB of S-format to be bit 12 of B-format



Only one bit changes position between S and B, so only need a single-bit 2-way mux

RISC-V Immediate Encoding

Instruction encodings, inst[31:0]

31	30	25	24	20	19	15	14	12	11	8	7	6	0					
funct7				rs2			rs1			funct3			rd			opcode		R-type
imm[11:0]						rs1			funct3			rd			opcode		I-type	
imm[11:5]				rs2			rs1			funct3			imm[4:0]			opcode		S-type
imm[12 10:5]				rs2			rs1			funct3			imm[4:1 11]			opcode		B-type


32-bit immediates produced, imm[31:0]

31	25	24	12	11	10	5	4	1	0		
-inst[31]-					inst[30:25]		inst[24:21]		inst[20]		I-imm.
-inst[31]-					inst[30:25]		inst[11:8]		inst[7]		S-imm.
-inst[31]-				inst[7]	inst[30:25]		inst[11:8]		0		B-imm.

Upper bits sign-extended from inst[31]
always


Only bit 7 of instruction changes role in
immediate between S and B

Let's Add JALR (I-Format)




- JALR rd, rs, immediate
- Two changes to the state
 - Writes PC+4 to rd (return address)
 - Sets PC = rs + immediate
 - Uses same immediates as arithmetic and loads
 - *no* multiplication by 2 bytes
 - LSB is ignored


Datapath So Far, with Branches



Adding JALR




Adding JAL




- JAL saves PC+4 in register rd (the return address)
- Set $PC = PC + \text{offset}$ (PC-relative jump)
- Target somewhere within $\pm 2^{19}$ locations, 2 bytes apart
 - $\pm 2^{18}$ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost




Datapath with JALR



Adding JAL




U-Format for “Upper Immediate” Instructions




- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
 - LUI – Load Upper Immediate
 - AUIPC – Add Upper Immediate to PC



Implementing LUI



Implementing AUIPC



Recap: Complete RV32I ISA

imm[31:12]				rd	0110111	LUI
imm[31:12]				rd	0010111	AUIPC
imm[20 10:1 11 19:12]				rd	1101111	JAL
imm[11:0]		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]		rs1	000	rd	0000011	LB
imm[11:0]		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI

0000000		shamt	rs1	001	rd	0010011	SLLI
0000000		shamt	rs1	101	rd	0010011	SRLI
0100000		shamt	rs1	101	rd	0010011	SRAI
0000000		rs2	rs1	000	rd	0110011	ADD
0100000		rs2	rs1	000	rd	0110011	SUB
0000000		rs2	rs1	001	rd	0110011	SLL
0000000		rs2	rs1	010	rd	0110011	SLT
0000000		rs2	rs1	011	rd	0110011	SLTU
0000000		rs2	rs1	100	rd	0110011	XOR
0000000		rs2	rs1	101	rd	0110011	SRL
0100000		rs2	rs1	101	rd	0110011	SRA
0000000		rs2	rs1	110	rd	0110011	OR
0000000		rs2	rs1	111	rd	0110011	AND
0000	pred	succ	00000	000	00000	0001111	FENCE
0000	0000	0000	00000	001	00000	0001111	FENCE.I
0000000000000			00000	000	00000	1110011	ECALL
0000000000001			00000	000	00000	1110011	EBREAK
csr		rs1	001	rd	1110011	CSRRW	
csr		rs1	010	rd	1110011	CSRRS	
csr		rs1	011	rd	1110011	CSRRC	
csr		zimm	101	rd	1110011	CSRRWI	
csr		zimm	110	rd	1110011	CSRRSI	
csr		zimm	111	rd	1110011	CSRRCI	


Not in CS61C

Not in CS61C

- RV32I has 47 instructions
- 37 instructions are enough to run any C program



Complete RV32I Datapath!



“And In conclusion...”

- **We have designed a complete datapath**
 - Capable of executing all RISC-V instructions in one cycle each
 - Not all units (hardware) used by all instructions
- **5 Phases of execution**
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- **Controller specifies how to execute instructions**

