inst.eecs.berkeley.edu/~cs61c

CS61C: Machine Structures

Lecture 30 – RISC-V Datapath II

Instructors
Dan Garcia and Bora Nikolic

2018-10-31




Review

- CPU design involves datapath and control logic
- Typical five stages of execution
 - •Fetch, Decode, Execute, Memory access, Write back
- We built a datapath for arithmetic and logic for RISC-V R and I instructions
 - And sketched out control
- Will add data memory access (loads, stores), branches, jumps, etc...



R+I Datapath





•RISC-V Assembly Instruction (I-type): 1w x14, 8 (x2)


31		20	19 15	14 12	2 11	7 6	0
	imm[11:0]		rs1	funct3	rd	opcode	
	12		5	3	5	7	
31	offset[11:0]	20	base 15	width 14 12	dest	LOAD 7 6	0
	00000001000		00010	010	01110	0000011	
	imm= +8		rs1=2	LW	rd=14	LOAD	

- •The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
 - This is very similar to the add-immediate operation but used to create address not to create final result



CS61C L30 Datapath II 4 Garcia, Nikolić, Fall 2018 © UCB

Adding 1w to Datapath





All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011
imm[11:0]	rs1	001	rd	0000011
imm[11:0]	rs1	010	rd	0000011
imm[11:0]	rs1	100	rd	0000011
imm[11:0]	rs1	101	rd	0000011

lb
lw
lbu
lhu

funct3 field encodes size and 'signedness' of load data

• Supporting the narrower loads requires additional logic to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.



·It is just a mux mod

Adding sw Instruction

•sw: Reads two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!

sw x14, 8(x2)


	/	- (/				
31	25	24 20	19 15	14 12	2 11 7	76 0
Imm [11	:5]	rs2	rs1	funct3	imm[4:0]	opcode
7		5	5	3	5	7
offset[11:5]	src	base	width	offset[4:0] STORE
				<u> </u>	1	
00000	000000 01110			010	01000	0100011
ffset[1	L1:5] rs2=14	rs1=2	SW	offset[4	:0] STORE
=0					=8	



000000 01000


combined 12-bit offset = 8

Datapath with 1w






Adding sw to Datapath





I+S Immediate Generation



- Just need a 5-bit mux to select between two positions where imm[31:0] low five bits of immediate can reside in instruction
- Other bits in immediate are wired to fixed positions in

instruction

CS61C L30 Datapath II 10 Garcia, Nikolić, Fall 2018 © UCB


Implementing Branches

31	30 25	24 20	19 15	14 12	11 8	7	6 0
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode
1	6	5	5	3	4	1	7
offset	[12 10:5]	rs2	rs1	funct3	offset[4	4:1 11]	BRANCH

- •B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- •The 12 immediate bits encode *even* 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)

CS61C L30 Datapath II 11 Garcia, Nikolić, Fall 2018 © UCB

Datapath So Far




To Add Branches

Different change to the state:


- •Six branch instructions: BEQ, BNE, BLT, BGE, BLTU, BGEU
- •Need to compute PC + immediate and to compare values of rs1 and rs2
 - •But have only one ALU need more hardware



Adding Branches



Branch Comparator




- •BrEq = 1, if A=B
- •BrLT = 1, if A < B
- BrUn =1 selects unsigned comparison for BrLT, 0=signed

•BGE branch: A >= B, if A<B



Branch Immediates (In Other ISAs)


- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- Standard approach: Treat immediate as in range -2048..+2047, then shift left by 1 bit to multiply by 2 for branches



Each instruction immediate bit can appear in one of two places in output immediate value – so need one 2-way mux per bit

RISC-V Branch Immediates

- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- RISC-V approach: keep 11 immediate bits in fixed position in output value, and rotate LSB of S-format to be bit 12 of B-format



Only one bit changes position between S and B, so only need a single-bit 2-way mux



CS61C L30 Datapath II 17

Garcia, Nikolić, Fall 2018 © UCB

RISC-V Immediate Encoding

					Instru	ction	encoding	s. ins	t[31:0]				
31	30	25	24	20			14			8 7 6		0	
fu	ınct7		rs	2	rs	:1	func	t3	rd		opcode		R-type
	imn	n [11	.:0]		rs	:1	func	t3	rd		opcode		I-type
imm	[11:5]	rs	2	rs	s1	func	t3	imm[4:	0]	opcode		S-type
imm [12 10	:5]	rs	2	rs	s1	func	t3	imm[4:1	11]	opcode		B-type
				3	2-bit im	ımedi	ates proc	luced	d, imm[31:0)]			
31		25	24	12	11	10)	5	4	_ 1	0		
		-i:	nst[3	1]-		ir	nst[30:	25]	inst[24	:21]	inst[20)]	I-imm.
-inst[31]-					ir	nst[30:	25]	inst[1	1:8]	inst[7]	S-imm	
	-in	st[31]-		inst[7] ir	nst[30:	251	inst[1]	1:81	0		B-imm

Upper bits sign-extended from inst[31] always

Only bit 7 of instruction changes role in immediate between S and B

CS61C L11 RISC-V Formats II 18 Garcia, Nikolić, Fall 2018 © UCB

Let's Add JALR (I-Format)


31		20 19	15	14	12	11 7	6 0
	imm[11:0]		rs1	func3		rd	opcode
	12		5	3	-	5	7
	offset[11:0]	ŀ	oase	0		dest	JALR

- JALR rd, rs, immediate
- Two changes to the state
 - Writes PC+4 to rd (return address)
 - •Sets PC = rs + immediate
 - Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes
 - LSB is ignored




Garcia, Nikolić, Fall 2018 © UCB

Datapath So Far, with Branches




CS61C L30 Datapath II 20 Garcia, Nikolić, Fall 2018 © UCB

Adding JALR




Adding JAL




- JAL saves PC+4 in register rd (the return address)
- •Set PC = PC + offset (PC-relative jump)
- •Target somewhere within ±2¹⁹ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost



Datapath with JALR



Adding JAL




U-Format for "Upper Immediate" Instructions


31	12	11 7	6 0
imm[31:1	2]	rd	opcode
20		5	7
U-immediate[31	:12]	dest	LUI
U-immediate[31	:12]	dest	AUIPC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
 - LUI Load Upper Immediate
 - AUIPC Add Upper Immediate to PC

Implementing LUI



Implementing AUIPC



Recap: Complete RV32I ISA


	imm[31:12]			rd	0110111	LUI
	imm[31:12]	rd	0010111	AUIPC		
im	m[20 10:1 11 19	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rs1	000	rd	0000011	LB
imm[11:	0]	rs1	001	rd	0000011	LH
imm[11:	0]	rs1	010	rd	0000011	LW
imm[11:	0]	rs1	100	rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	rs1	000	rd	0010011	ADDI	
imm[11:	rs1	010	rd	0010011	SLTI	
imm[11:	rs1	011	rd	0010011	SLTIU	
imm[11:	rs1	100	rd	0010011	XORI	
imm[11:	_	rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI

	_		1		L	L.	1
0000000 shamt			rs1	001	rd	0010011	SLLI
0000000 shamt			rs1	101	rd	0010011	SRLI
00		shamt	rs1	101	rd	0010011	SRAI
00		rs2	rs1	000	rd	0110011	ADD
00		rs2	rs1	000	rd	0110011	SUB
00		rs2	rs1	001	rd	0110011	SLL
00		rs2	rs1	010	rd	0110011	SLT
00		rs2	rs1	011	rd	0110011	SLTU
00		rs2	rs1	100	rd	0110011	XOR
00		rs2	rs1	101	rd	0110011	SRL
00		rs2	rs1	101	rd	0110011	SRA
00		rs2	rs1	110	rd	0110011	OR
00		rs2	rs1	111	rd	0110011	AND
p:	red	succ	00000	000	00000	0001111	FENCE
00	000	0000	00000	001	00000	0001111	FENCE.
000000	00000		00000	000	00000	1110011	ECALL
000000	00001		00000	000	00000	1110011	EBREAL
csr	A	1 1	• rs1	001	rd	1110011	CSRRW
csr		Vot	rsl	010	rd	1110011	CSRRS
csr		101	rs1	011	rd	1110011	CSRRC
csr			zimm	101	rd	1110011	CSRRW
csr			zimm	110	rd	1110011	CSRRSI
csr			zimm	111	rd	1110011	CSRRCI
						The second of th	

- RV32I has 47 instructions
- •37 instructions are enough to run any C program

Garcia, Nikolić, Fall 2018 © UCB

Complete RV32I Datapath!



"And In conclusion..."

- We have designed a complete datapath
 - Capable of executing all RISC-V instructions in one cycle each
 - Not all units (hardware) used by all instructions
- 5 Phases of execution
 - •IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions

