Introduction to Microcontrollers

中山大学

数据科学与计算机学院

郭雪梅

Tel:39943108

Email:guoxuem@mail.sysu.edu.cn

URL1: http://human-robot.sysu.edu.cn/course



Introduction to Embedded Systems

Lecture 2: I/O, Logic/Shift Operations,

Addressing modes, Memory Operations,

Subroutines, Introduction to C

Read Chapters 3 & 4 of book

Agenda

- Recap
 - **Embedded systems**
 - **™Product life cycle**
 - **MARM** programming
- **10** Outline
 - **☑Input/output**
 - **SLogical/shift operations**
 - Addressing modes, memory operations
 - **Stack and subroutines**
 - **✓ Introduction to C**
 - **®Structure of a C program**
 - Wariables, expressions and assignments

Parallel I/O ports

Learning Objectives:

Know what is a parallel port


Know how a pin can be either input or output as specified by the direction register

Know the steps required to initialize a parallel port

Know how to access I/O registers in a friendly manner

Know how to read data from an input port Know how to write data to an output port Know how to use the logic analyzer in the simulator

Input/Output: TM4C123



TM4C123 I/O Pins

1/O Pin Characteristics

Set AFSEL to 0

Can be employed as an n-bit *parallel* interface

Pins also provide alternative functions:

Universal asynchronous receiver/transmitter

• SSI Synchronous serial interface

• Inter-integrated circuit

Timer Periodic interrupts, input capture, and output compare

© PWM Pulse width modulation

Math Analog to digital converter, measure analog signals

O Analog Compare two analog signals

Comparator

• QEI Quadrature encoder interface

• Universal serial bus

© Ethernet High speed network

© CAN Controller area network

Set AFSEL to 1

TM4C123 LaunchPad I/O Pins

IO	Ain	0	1	2	3	4	5	6	7	8	9	14
PA2		Port		SSI0Clk								
PA3		Port		SSI0Fss								
PA4		Port		SSI0Rx								
PA5		Port		SSI0Tx								
PA6		Port			I ₂ C1SCL		M1PWM2					
PA7		Port			I_2C1SDA		M1PWM3					
PB0		Port	U1Rx						T2CCP0			
PB1		Port	U1Tx						T2CCP1			
PB2		Port			I ₂ C0SCL				T3CCP0			
PB3		Port			I ₂ C0SDA				T3CCP1			
PB4	Ain10	Port		SSI2Clk		M0PWM2			T1CCP0	CAN0Rx		
PB5	Ain11	Port		SSI2Fss		M0PWM3			T1CCP1	CAN0Tx		
PB6		Port		SSI2Rx		M0PWM0			T0CCP0			
PB7		Port		SSI2Tx		M0PWM1			T0CCP1			
PC4	C1-	Port	U4Rx	U1Rx		M0PWM6		IDX1	WT0CCP0	U1RTS		
PC5	C1+	Port	U4Tx	U1Tx		M0PWM7		PhA1	WT0CCP1	U1CTS		
PC6	C0+	Port	U3Rx					PhB1	WT1CCP0	USB0epen		
PC7	C0-	Port	U3Tx						WT1CCP1	USB0pflt		
PD0	Ain7	Port	SSI3Clk	SSI1Clk	I ₂ C3SCL	M0PWM6	M1PWM0		WT2CCP0			
PD1	Ain6	Port	SSI3Fss	SSI1Fss	I ₂ C3SDA	M0PWM7	M1PWM1		WT2CCP1			
PD2	Ain5	Port	SSI3Rx	SSI1Rx		M0Fault0			WT3CCP0	USB0epen		
PD3	Ain4	Port	SSI3Tx	SSI1Tx				IDX0	WT3CCP1	USB0pflt		
PD6		Port	U2Rx			M0Fault0		PhA0	WT5CCP0			
PD7		Port	U2Tx					PhB0	WT5CCP1	NMI		
PE0	Ain3	Port	U7Rx									
PE1	Ain2	Port	U7Tx									
PE2	Ain1	Port										
PE3	Ain0	Port										
PE4	Ain9	Port	U5Rx		I ₂ C2SCL	M0PWM4	M1PWM2			CAN0Rx		
PE5	Ain8	Port	U5Tx		I ₂ C2SDA	M0PWM5	M1PWM3			CAN0Tx		
PF0		Port	U1RTS	SSI1Rx	CAN0Rx		M1PWM4	PhA0	T0CCP0	NMI	C0o	
PF1		Port	U1CTS	SSI1Tx			M1PWM5	PhB0	T0CCP1		Clo	TRD1
PF2		Port		SSI1Clk		M0Fault0	M1PWM6		T1CCP0			TRD0
PF3		Port		SSI1Fss	CAN0Tx		M1PWM7		T1CCP1			TRCLK
PF4		Port					M1Fault0	IDX0	T2CCP0	USB0epen		

TM4C1294 I/O registers

1 Iddi C55	,	U	3	-	3		1	U	Tallic
\$400F.E608			GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL_RCGCGPIO_R
\$400F.EA08			GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL_PRGPIO_R
\$4005.8000									PORTA base address
\$4005.9000									PORTB base address
\$4005.A000									PORTC base address
\$4005.B000									PORTD base address
\$4005.C000									PORTE base address
\$4005.D000									PORTF base address
base+\$3FC	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	GPIO_PORTx_DATA_R
base+\$400	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	GPIO_PORTx_DIR_R
base+\$420	AFSEL	AFSEL	AFSEL	AFSEL	AFSEL	AFSEL	AFSEL	AFSEL	GPIO_PORTx_AFSEL_R
base+\$510	PUE	PUE	PUE	PUE	PUE	PUE	PUE	PUE	GPIO_PORTx_PUR_R
base+\$51C	DEN	DEN	DEN	DEN	DEN	DEN	DEN	DEN	GPIO_PORTx_DEN_R
base+\$524	CR	CR	CR	CR	CR	CR	CR	CR	GPIO_PORTx_CR_R
base+\$528	AMSEL	AMSEL	AMSEL	AMSEL	AMSEL	AMSEL	AMSEL	AMSEL	GPIO_PORTx_AMSEL_R
	31-28	27-24	23-20	19-16	15-12	11-8	7-4	3-0	
base+\$52C	PMC7	PMC6	PMC5	PMC4	PMC3	PMC2	PMC1	PMC0	GPIO_PORTx_PCTL_R
base+\$520				LOCK ((32 bits)				GPIO_PORTx_LOCK_R

- Four 8-bit ports (A, B, C, D)
- One 6-bit port (E)

Address


One 5-bit port (F)

PA1-0 to COM port

Name

- PC3-0 to debugger
- PD5-4 to USB device


Bus Driver



Binary Information Implemented with MOS transistors

A binary bit can exist in one of two possible states. In positive logic, the presence of a voltage is called the '1', true, or high state. The absence of a voltage is called the '0', false, or low state.

The left side shows the condition with a true bit, and the right side shows a false.








Figure A binary bit is true if a voltage is present and false if the voltage is 0.

The maximum allowable voltage that the input will consider as low is called $V_{/L}$. For the TM4C123, $V_{/L}$ is 1.3V. The minimum allowable voltage that the input will consider as high is called $V_{/L}$. For the TM4C123, $V_{/L}$ is 2.0V.



The output pin also has a range of normal operating voltages. When the output is low, the maximum possible voltage that an output can be is called V_{OL} . For the TM4C123, V_{OL} is 0.4V. This means the output of the TM4C123 will be between 0 and 0.4V when the microcontroller is sending a low. When the output is high, the minimum possible voltage that an output can be is called V_{OH} . For the TM4C123, V_{OH} is 2.4V. This means the output of the TM4C123 will be between 2.4 and 3.3V when the microcontroller is sending a high.

Open Collector




Used to control current to LED

Low allows current to flow to ground

HiZ prevents current from flowing


Switch Configuration



$$negative - pressed = '0'$$


To convert into a digital signal, we can use a pull-down resistor to ground or a pull-up resistor to +3.3V as shown in Figure.


Switch Configuration



Negative Logic s


- pressed, 0V, false
- not pressed, 3.3V, true






Positive Logic t

- pressed, 3.3V, true
- not pressed, 0V, false




LED Interfacing




LED current v. voltage

Brightness = power = V*I




"big voltage connects to big pin"

LED Configuration




LED Interfacing



LED may contain several diodes in series

LaunchPad Switches and LEDs



- The switches on the LaunchPad
 - ❖ Negative logic
 - Require internal pull-up (set bits in PUR)
- ☐ The PF3-1 LEDs are positive logic


Each pin has one configuration bit in the **GPIOAMSEL** register, **We set this bit to connect the port pin to the ADC or analog comparator**. we would set bits 1,0 in the

GPIO_PORTE_DEN_R register (enable digital), For digital functions, each pin also has four bits in the **PCTL** register, which we set to specify the alternative function for that pin (0 means regular I/O port).

For example, if we wished to use UART7 on pins PE0 and PE1, we would set bits 1,0 in the **DEN** register (enable digital), clear bits 1,0 in the **AMSEL** register (disable analog), write a 0001,0001 to bits 7–0 in the **GPIO_PORTE_PCTL_R** register (enable UART7 functionality), and set bits 1,0 in the **GPIO_PORTE_AFSEL_R** register (enable alternate function).

Pin	Ain	0	1	2	3	4	5	6	7	8	9	14
PA0		Port	U0Rx							CAN1Rx		
PA1		Port	U0Tx							CAN1Tx		
PA2		Port		SSI0Clk								

I/O Ports and Control Registers



- The input/output direction of a bidirectional port is specified by its direction register.
- © GPIO_PORTF_DIR_R, specify if corresponding pin is input or output:
 - **3** 0 means input
 - **1** means output

I/O Ports and Control Registers

Address	7	6	5	4	3	2	1	0	Name
400F.E608	-	-	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL_RCGCGPIO_R
4002.53FC	-	-	-	DATA	DATA	DATA	DATA	DATA	GPIO_PORTF_DATA_R
4002.5400	-	-	-	DIR	DIR	DIR	DIR	DIR	GPIO_PORTF_DIR_R
4002.5420	-	-	-	SEL	SEL	SEL	SEL	SEL	GPIO_PORTF_AFSEL_R
4002.551C	-	-	-	DEN	DEN	DEN	DEN	DEN	GPIO_PORTF_DEN_R

- Initialization (executed once at beginning)
 - 1. Turn on clock in SYSCTL_RCGCGPIO_R(1 Enable)
 - 2. Wait two bus cycles (two NOP instructions)
 - 3. Set DIR to 1 for output or 0 for input
 - 4. Clear AFSEL bits to 0 to select regular I/O
 - 5. Set *DEN* bits to 1 to enable data pins Input/output from pin
 - 6. Read/write GPIO_PORTF_DATA_R



I/O Programming and the Direction Register

On most embedded microcontrollers, the I/O ports are memory mapped. The software can access an input/output port simply by reading from or writing to the appropriate address. we make symbolic definitions for the I/O ports, for example we set direction register GPIO_PORTF_DIR_R, the alternate function register GPIO_PORTF_AFSEL_R, the bit in the enable register GPIO_PORTF_DEN_R.

To initialize an I/O port for general use we perform seven steps. First, we activate the clock for the port. Second, we unlock the port; unlocking is needed only for pins PC3-0, PD7, PF0 on the LM4F and TM4C. Third, we disable the analog function of the pin, because we will be using the pin for digital I/O. Fourth, we clear bits in the PCTL (Table 4.1) to select regular digital function. Fifth, we set its direction register. Sixth, we clear bits in the alternate function register, and lastly, we enable the digital port. We need to add a short delay between activating the clock and accessing the port registers. A DIR bit of 0 means input and 1 means output.

Initialization Ritual

- Initialization (executed once at beginning)
 - 1. Turn on Port F clock in SYSCTL_RCGCGPIO_R Wait two bus cycles (two NOP)
 - Unlock PF0 (PD7 also needs unlocking)
 - 3. Clear AMSEL to disable analog
 - 4. Clear PCTL to select GPIO
 - 5. Set DIR to 0 for input, 1 for output
 - 6. Clear AFSEL bits to 0 to select regular I/O
 - 7. Set *PUE* bits to 1 to enable internal pull-up
 - 8. Set DEN bits to 1 to enable data pins
- Input from switches, output to LED
 - 10. Read/write GPIO_PORTF_DATA_R

Prog 4.1, show PortF_Init function in InputOutput_xxxasm


Initialization Port F


```
PortF Init
  LDR R1, =SYSCTL RCGCGPIO R ; 1) activate clock for Port F
                                 ;SYSCTL RCGCGPIO R EQU 0x400FE608
  LDR R0, [R1]
  ORR R0, R0, #0x20
                                  ; set bit 5 to turn on Port F clock
  STR R0, [R1]
  NOP
  NOP
                                  ; allow time for clock to finish
  LDR R1, =GPIO PORTF LOCK R ; 2) unlock the lock register
  LDR R0, =0x4C4F434B
                                  ; unlock GPIO Port F Commit Register
  STR R0, [R1]
  LDR R1, =GPIO PORTF CR R
                                 ; allow changes to PF4-0
  MOV R0, #0x1F
                                  ; 1 means allow access
  STR R0, [R1]
  LDR R1, =GPIO PORTF AMSEL R ; 3) disable analog functionality
  MOV R0, #0
                                   ; 0 means analog is off
  STR R0, [R1]
```

Initialization Port F

```
LDR R1, =GPIO PORTF PCTL R ; 4) configure as GPIO
 MOV R0, #0x00000000
                                  ; 0 means configure Port F as GPIO
 STR R0, [R1]
 LDR R1, =GPIO PORTF DIR R
                                  ; 5) set direction register
 MOV R0,#0x0E
                                   ; PF0 and PF7-4 input, PF3-1 output
 STR R0, [R1]
 LDR R1, =GPIO PORTF AFSEL R ; 6) regular port function
 MOV R0, #0
                                  ; 0 means disable alternate function
 STR R0, [R1]
 LDR R1, =GPIO PORTF PUR R
                                 ; pull-up resistors for PF4,PF0
                                  ; enable weak pull-up on PF0 and PF4
 MOV R0, #0x11
 STR R0, [R1]
 LDR R1, =GPIO PORTF_DEN_R ; 7) enable Port F digital port
 MOV RO, #0xFF
                                 ; 1 means enable digital I/O
 STR R0, [R1]
 BX LR
```

Show program InputOutput_4C123asm





Port Address (Table 4.3,4.4)

Port	Base address	If we wish to access bit	Constant
		7	0x0200
PortA	0x40004000	6	0x0100
PortB	0x40005000	5	0x0080
PortC	0x40006000	4	0x0040
PortD	0x40007000	3	0x0020
PortE	0x40024000	2	0x0010
		1	0x0008
PortF	0x40025000	0	0x0004

Base Addresses for bit-specific addressing of ports A-F

For example, assume we are interested in Port A bits 1, 2, and 3. The base address for Port A is 0x4000.4000, and the constants are 0x0008, 0x0010, and 0x0020. The sum of 0x4000.4000+0x0008+0x0010 +0x0020 is the address 0x4000.4038. If we read from 0x4000.4038 only bits 1, 2, and 3 will be returned. If we write to this address only bits 1, 2, and 3 will be modified.

I/O Port Bit-Specific

- I/O Port bit-specific addressing is used to access port data register
 - Define address offset as 4*2^b, where b is the selected bit position
 - 256 possible bit combinations (0-8)
 - Add offsets for each bit selected to base address for the port
 - **SEXAMPLE: PF4 and PF0**

If we wish to access bit	Constant
7	0x0200
6	0x0100
5	0x0080
4	0x0040
3	0x0020
2	0x0010
1	0x0008
0	0x0004

Port F = 0x4005.D000

0x4005.D000+0x0004+0x0040

= 0x4005.D044

Provides friendly and atomic access to port pins

Logic Operations

A Rn	B Operand2	A&B AND	A B ORR	A^B EOR	A&(~B) BIC	A (~B) ORN
0	0	0	0	0	0	1
0	1	0	1	1	0	0
1	0	0	1	1	1	1
1	1	1	1	0	0	1

□ Logic Instructions

```
AND{S} {Rd,} Rn, <op2> ; Rd=Rn&op2
ORR{S} {Rd,} Rn, <op2> ; Rd=Rn|op2
EOR{S} {Rd,} Rn, <op2> ; Rd=Rn^op2
BIC{S} {Rd,} Rn, <op2> ; Rd=Rn^op2
ORN{S} {Rd,} Rn, <op2> ; Rd=Rn&(~op2)
ORN{S} {Rd,} Rn, <op2> ; Rd=Rn|(~op2)
```

To set

The or operation to set bits 1 and 0 of a register.

The other six bits remain constant.

```
Friendly software modifies just the bits that need to be. GPIO_PORTD_DIR_R \mid = 0 \times 03; // PD1,PD0 outputs
```

Assembly:

```
LDR R0,=GPIO_PORTD_DIR_R

LDR R1,[R0] ; read previous value

ORR R1,R1,#0x03 ; set bits 0 and 1

STR R1,[R0] ; update
```

$$c_7$$
 c_6 c_5 c_4 c_3 c_2 c_1 c_0 value of R1

 c_7 c_6 c_5 c_4 c_3 c_2 1 1 value of R1

 c_7 c_6 c_5 c_4 c_3 c_2 1 1 result of the ORR

To toggle

The exclusive or operation can also be used to toggle bits.

```
GPIO_PORTD_DATA_R ^= 0x80; /* toggle PD7 */
```

Assembly:


```
LDR R0,=GPIO_PORTD_DATA_R

LDR R1,[R0] ; read port D

EOR R1,R1,#0x80 ; toggle bit 7

STR R1,[R0] ; update
```

Switch Interfacing



The and operation to extract, or mask, individual bits:

Assembly:

```
LDR R0,=GPIO PORTA DATA R
```


LDR R1, [R0] ; read port A

AND R1,R1,#0x40 ; clear all bits except bit 6

LDR R0,=Pressed ; update variable

STR R1,[R0] ; true if switch pressed

Shift Operations



Use the ASR instruction when manipulating signed numbers,

and use the LSR instruction when shifting unsigned numbers

Shift Example

High and Low are unsigned 4-bit components, which will be combined into a single unsigned 8-bit Result.

```
Result = (High << 4) \mid Low;
```

Assembly:

```
LDR
    R0,=High
LDR R1,[R0] ; read value of High
LSL R1,R1,#4
                   ; shift into position
LDR R0,=Low
LDR R2, [R0] ; read value of Low
AND R2,R2,#0x0F ; clear all bits except low 4 bit
ORR R1,R1,R2
                   ; combine the two parts
LDR R0,=Result
STR R1, [R0]
                   ; save the answer
0 0 0 h_3 h_2 h_1 h_0 value of High in R1
h_3 h_2 h_1 h_0 0 0 0 0
                   after last LSL
h_3 h_2 h_1 h_0 l_3 l_2 l_1 l_0
                   result of the ORR instruction
```

Process

Solution in NOTGate-asm.zip

Start Activate clock for port

Enable PD3, PD0 pins

Make PD0 (switch) pin an input


Make PD3 (LED) pin an output

Loop Read input from Switch (0 or 1)

not function LED = 8*(not Switch)

Write output (8 or 0)

branch Loop



■ Build it, run it, test it with logic analyzer

; 3) set direction register GPIO PORTD DATA R EQU 0x400073FC Start LDR R1, =GPIO PORTD DIR R ; R1 = GPIO PORTD DIR R EQU 0x40007400 **BL GPIO Init** &GPIO_PORTD_DIR_R GPIO PORTD LOCK R EQU 0x4C4F434B LDR RO, =GPIO PORTD DATA R LDR R0, [R1] ; R0 = [R1]GPIO PORTD AFSEL R EQU 0x40007420 loop ORR R0, R0, #0x08; R0 = R0 | 0x08 (make GPIO PORTD DEN R EQU 0x4000751C LDR R1,[R0] PD3 output) SYSCTL RCGCGPIO_R EQU 0x400FE108 R1,#0x01 ; Isolate PD0 AND BIC R0, R0, #0x01; R0 = R0 & NOT(0x01) AREA |.text|, CODE, READONLY, **EOR** R1,#0x01; NOT state of PD0 (make PD0 input) ALIGN=2 read into R1 STR R0, [R1] ; [R1] = R0**THUMB** LSL R1,#3 ;SHIFT left negated state of ; 4) regular port function **EXPORT Start** PD0 read into R1 LDR R1, =GPIO_PORTD_AFSEL R ; R1 = **GPIO** Init STR R1,[R0]; Write to PortD DATA &GPIO PORTD AFSEL R ; 1) activate clock for Port D register to update LED on PD3 LDR R0, [R1] ; R0 = [R1]LDR R1, =SYSCTL RCGCGPIO R ; unconditional branch to 'loop' B loop BIC RO, RO, #0x09 $; R0 = R0&^0x09$ LDR R0, [R1] ; R0 = [R1](disable alt funct on PD3,PD0) ORR R0, R0, #0x08; R0 = R0 $\|0x08$; make sure the end of this ALIGN STR R0, [R1] ; [R1] = R0 STR R0, [R1] ; [R1] = R0section is aligned ; 5) enable digital port NOP **END** ; end of file LDR R1, =GPIO PORTD DEN R : R1 = NOP &GPIO PORTD DEN R NOP LDR R0, [R1] ; R0 = [R1]; allow time to finish activating NOP ORR R0, R0, #0x09 ; R0 = R0 | 0x09(enable digital I/O on PD3,PD0) STR R0, [R1] ; [R1] = R0

BX LR

Process

Solution in Lab1_EE319K_C.zip

Start Activate clock for port

Enable PE0- PE4 pins

Make PE0-PE2 (switch) pin an input

Make PE4 (LED) pin an output

Loop Read input from Switch (0 or 1, 3)

toggle output for alarm

branch Loop

☐ Build it, run it, test it with logic analyzer

```
PE2
                                                                      PE1
                                             ≥10kΩ
                                                    \geq 10 \text{k}\Omega
                                                           \geq 10 \text{k}\Omega
#include <stdint.h>
                                                                      PE<sub>0</sub>
#include "inc/tm4c123gh6pm.h"
unsigned long arm, sensor;
void EnableInterrupts(void);
int main(void) { unsigned long volatile delay;
//TExaS Init();// activate multimeter, 80 MHz
SYSCTL RCGC2 R |= 0x10; // Port E clock
delay = SYSCTL RCGC2 R;// wait 3-5 bus cycles
GPIO PORTE DIR R = 0x10;// PE4 output
GPIO PORTE DIR R \&= \sim 0 \times 07;// PE2,1,0 input
GPIO PORTE AFSEL R &= \sim 0 \times 17; // not alternative
GPIO PORTE AMSEL R &= \sim 0x17;// no analog
GPIO PORTE PCTL R &= ~0x000F0FFF; // bits for PE4,PE2,PE1,PE0
GPIO PORTE DEN R = 0x17;// enable PE4,PE2,PE1,PE0
```

+3.3V

Window

+3.3V

Window

+3.3V

TM4C123

PE4

 470Ω -

LED

Activate

```
while(1){
   arm = GPIO PORTE DATA R&0x04; // arm 0 if deactivated, 1 if
activated(PE2)
   sensor = GPIO PORTE DATA R&0x03; // 1 means ok, 0 means
                                      break in
if((arm==0x04)&&(sensor != 0x03)){
GPIO_PORTE_DATA_R ^= 0x10; // toggle output for alarm
delay=100; // 100ms delay makes a 5Hz period
  }else{
GPIO PORTE DATA R &= ~0x10; // LED off if deactivated
```

ARM Assembly Language

Assembly format

```
Label Opcode Operands Comment

init MOV R0, #100 ; set table size

BX LR
```

© Comments

- **Comments should explain** *why* or *how*
- **Comments should** *not* **explain the opcode and its operands**
- Comments are a major component of self-documenting code

Simple Addressing Modes


Second operand - <op2> ADD Rd, Rn, $\langle op2 \rangle$ **©Constant** DADD Rd, Rn, #constant ; Rd = Rn+constant **Shift** \bigcirc ADD R0, R1, LSL #4 ; R0 = R0+(R1*16) \bigcirc ADD R0, R1, R2, ASR #4; R0 = R1+(R2/16) Memory accessed only with LDR STR **Constant in ROM:** =Constant / [PC, #offs] **♥ Variable on the stack:** [SP,#*offs*] Global variable in RAM: [Rx]

[Rx]

I/O port:


Addressing Modes

- Immediate addressing
 - Data is contained in the instruction



Addressing Modes


- Indexed Addressing
 - **Address** of the data in memory is in a register



Addressing Modes

PC Relative Addressing

Address of data in <u>EEPROM</u> is indexed based upon the Program Counter



Memory Access Instructions

Loading a register with a constant, address, or data

```
SLDR Rd, =number

LDR Rd, =label

Rd, =label
```

U LDR and STR used to load/store RAM using register-indexed addressing

```
    Register [R0]

    Base address plus offset [R0,#16]
```

Load/Store Instructions

© General load/store instruction format

```
LDR{type} Rd, [Rn] ;load memory at [Rn] to Rd
STR{type} Rt, [Rn] ;store Rt to memory at [Rn]
LDR{type} Rd, [Rn, #n] ;load memory at [Rn+n] to Rd
STR{type} Rt, [Rn, #n] ;store Rt to memory [Rn+n]
LDR{type} Rd, [Rn, Rm, LSL #n] ;load [Rn+Rm<<n] to Rd
STR{type} Rt, [Rn, Rm, LSL #n] ;store Rt to [Rn+Rm<<n]
```


{type}	Data type	Meaning	
	32-bit word	0 to 4,294,967,295	or -2,147,483,648 to +2,147,483,647
В	Unsigned 8-bit byte	0 to 255,	Zero pad to 32 bits on load
SB	Signed 8-bit byte	-128 to $+127$,	Sign extend to 32 bits on load
H	Unsigned 16-bit halfword	0 to 65535,	Zero pad to 32 bits on load
SH	Signed 16-bit halfword	-32768 to $+32767$,	Sign extend to 32 bits on load
D	64-bit data		Uses two registers

The Stack

- Stack is last-in-first-out (LIFO) storage32-bit data
- Stack pointer, SP or R13, points to top element of stack
- Stack pointer decremented as data placed on stack
- **PUSH and POP instructions used to load and retrieve data**

The Stack


- □ Stack pointer, SP or R13, points to top element of stack
- □ Stack pointer decremented as data placed on stack (incremented when data is removed)
- ☐ PUSH and POP instructions used to load and retrieve data




Stack Usage

□ Stack memory allocation

Stack starting at the first RAM location



Stack ending at the last RAM location



□ Rules for stack use

- Stack should always be balanced, i.e. functions should have an equal number of pushes and pops
- Stack accesses (push or pop) should not be performed outside the allocated area
- Stack reads and writes should not be performed within the free area

The assembly language syntax is as follows:

```
PUSH {R0} ; R13=R13-4, then Memory[R13] = R0
POP {R0} ; R0 = Memory[R13], then R13 = R13 + 4
```

You can PUSH or POP multiple registers in one instruction:

```
subroutine_1
```

```
PUSH {R0-R7, R12, R14}; Save registers
```

Link Register R14

R14 是链接寄存器(LR). 当一个子程序或函数被调用时,LR用来存储返回的程序计数器。

当你使用BL (branch and link) 指令时:

```
main; Main program
```

• • •

```
BL function1; Call function1 using Branch with Link
```

; instruction.

; PC = function1 and

; LR = the next instruction in main


• • •

function1

...; Program code for function 1

BX LR ; Return

Functions



```
; 5) R1 = &Num
Change LDR
                                                unsigned long Num;
             R1,=Num
       LDR
             R0,[R1]
                        ; 6) R0 = Num
                                                void Change(void) {
             R0,R0,\#25; 7) R0 = Num+25
       ADD
                                                  Num = Num + 25;
       STR
             R0,[R1]
                       ; 8) Num = Num+25
       BX
             LR
                       ; 9) return
                                                void main(void) {
       LDR
             R1,=Num
                        ; 1) R1 = &Num
                                                  Num = 0;
main
       MOV
             R0,#0
                       ; 2) R0 = 0
                                                  while(1){
             R0,[R1]
                       ; 3) Num = 0
       STR
                                                    Change();
                        ; 4) function call
       BL
             Change
loop
       В
             loop
                        ; 10) repeat
```

Subroutines

```
:-----Divide-----
 -----Rand100-----
                                    ; find the unsigned quotient and
; Return R0=a random number between
                                       remainder
; 1 and 100. Call Random and then
                                    ; Inputs: dividend in R0
   divide
                                              divisor in R1
; the generated number by 100
                                    ; Outputs: quotient in R2
; return the remainder+1
                                              remainder in R3
Rand100
                                    ;dividend = divisor*quotient +
      PUSH {LR} ; SAVE Link
                                       remainder
                  Random
      BL
                                    Divide
   :R0 is a 32-bit random number
                                      UDIV R2,R0,R1
                                                     ;R2=R0/R1,R2 is
      LDR R1,=100
                                       quotient
          Divide
     BL
                                      MUL R3, R2, R1; R3= (R0/R1) *R1
                  R0,R3,#1
      ADD
                                      SUB R3, R0, R3
                                                     ;R3=R0%R1,
           {LR} ; Restore Link back
      POP
                                                      ;R3 is remainder of
      BX
           LR
                                       R0/R1
                                      BX
                                           LR
                                                     ;return
                   POP {PC}
                                           ALIGN
                                           END
```

One function calls another, so LR must be saved

Reset, Subroutines and Stack

- A Reset occurs immediately after power is applied and when the reset signal is asserted (Reset button pressed)
- The Stack Pointer, SP (R13) is initialized at Reset to the 32bit value at location 0 (Default: 0x20000408)
- The Program Counter, PC (R15) is initialized at *Reset* to the 32-bit value at location 4 (Reset Vector)
- The Link Register (R14) is initialized at Reset to 0xFFFFFFFF
- Thumb bit is set at Reset
- Processor automatically saves return address in LR when a subroutine call is invoked.
- User can push and pull multiple registers on or from the Stack at subroutine entry and before subroutine return.

Debugging

- Aka: Testing, Diagnostics, Verification
- Debugging Actions
 - Functional debugging, input/output values
 - Performance debugging, input/output values with time
 - Tracing, measure sequence of operations
 - **S** Profiling,
 - measure percentage for tasks,
 - time relationship
 between tasks

- Performance measurement, how fast it executes
- Optimization, make tradeoffs for overall good
 - Dimprove speed,
 - Dimprove accuracy,
 - Oreduce memory,
 - Oreduce power,
 - Oreduce size,
 - Oreduce cost

Debugging Intrusiveness

- Intrusive Debugging
 - degree of perturbation caused by the debugging itself
 - Mow much the debugging slows down execution
- Non-intrusive Debugging
 - characteristic or quality of a debugger
 - allows system to operate as if debugger did not exist
 - e.g., logic analyzer, ICE, BDM

- **Minimally intrusive**
 - negligible effect on the system being debugged
 - e.g., dumps(ScanPoint) and monitors
- Highly intrusive
 - print statements, breakpoints and singlestepping

Debugging Aids in Keil

Interface

- Breakpoints
- Registers including xPSR
- Memory and Watch Windows
- Logic Analyzer, GPIO Panel
- Single Step, StepOver, StepOut, Run, Run to Cursor
- Watching Variables in Assembly

```
EXPORT VarName[DATA,SIZE=4]
```

Operation Command Interface (Advanced but useful)

```
WS 1, `VarName, 0x10
LA (PORTD & 0x02)>>1
```

... Debugging

- Instrumentation: Code we add to the system that aids in debugging
 - **E.g., print statements**
 - Good practice: Define instruments with specific pattern in their names
 - Use instruments that test a run time global flag
 - ①leaves a permanent
 copy of the
 debugging code
 - ©causing it to
 suffer a runtime
 overhead
 - simplifies "on site" customer
 support.

- Use conditional compilation (or conditional assembly)

 - ©Easy to remove all instruments
- Wisualization: How the debugging information is displayed

ARM ISA: ADD, SUB and CMP

ARITHMETIC INSTRUCTIONS

```
ADD\{S\} \{Rd,\} Rn, <op2>
                            ;Rd = Rn + op2
ADD(S) {Rd,} Rn, #im12
                            ;Rd = Rn + im12
SUB{S} {Rd,} Rn, <op2>
                            ;Rd = Rn - op2
SUB{S} {Rd,} Rn, #im12
                            ;Rd = Rn - im12
RSB{S} {Rd,} Rn, <op2> ; Rd = op2 - Rn
                            ;Rd = im12 - Rn
RSB{S} {Rd,} Rn, #im12
CMP Rn, \langle op2 \rangle
                            ;Rn - op2
CMN Rn, <op2>
                            ;Rn - (-op2)
```

Addition V bit set if signed overflow V bit set if signed overflow

Subtraction C bit set if unsigned overflow C bit *clear* if unsigned overflow

ARM ISA: Multiply and Divide

32-BIT MULTIPLY/DIVIDE INSTRUCTIONS

Multiplication does not set C,V bits

Random Number Generator

```
; Program demonstrates Arithmetic operations
; ADD, SUB, MUL and IDIV
                                         ;-----Random-----
: LR loss when sub calls sub - Solution
                                         ; Return R0= 32-bit random number
                123456789
Seed
    EOU
                                         ; Linear congruential generator
      THUMB
                                         ; from Numerical Recipes by Press et
          DATA, ALIGN=2
      AREA
                                            al.
     EXPORT M [DATA, SIZE=4]
                                        Random LDR R2,=M ; R2 points to M
      SPACE 4
M
      ALIGN
                                               LDR R0, [R2] ; R0=M
      AREA |.text|, CODE, READONLY, ALIGN=2
                                               LDR R1,=1664525
      EXPORT Start
                                               MUL R0, R0, R1 ; R0 = 1664525*M
     EXPORT M [DATA, SIZE=4]
                                               LDR R1,=1013904223
     : Need this to be able to watch RAM
                                               ADD R0,R1 ;
     ; Variable M (in Assembly only)
                                            1664525*M+1013904223
STR R0, [R2] ; store M
     LDR R0,=Seed ; Initial seed
      STR R0, [R2] ; M=Seed
                                               BX LR
loop
     BL Random ; R0 has rand number
         loop
      В
```

Function Random
How it is called
How it returns

Global variable *M*How it is defined
How it is written
How it is read

Introduction to C

- C is a high-level language
 - Abstracts hardware
 - **SEXPRESSIVE**
 - **S** Readable
 - **Analyzable**
- **(1)** C is a procedural language
 - **The programmer explicitly specifies steps**
 - **S** Program composed of procedures
 - Functions/subroutines
- C is compiled (not interpreted)
 - Code is analyzed as a whole (not line by line)


Why C?

- **O** C is popular
- **©** C influenced many languages
- **Output** C is considered close-to-machine
 - CSLanguage of choice when careful coordination and control is required
 - Straightforward behavior (typically)
- Typically used to program low-level software (with some assembly)
 - **™** Drivers, runtime systems, operating systems, schedulers, ...

Introduction to C


OPPROGRAM STRUCTURE

Subroutines and functions



C Program (demo)

- Preprocessor directives
- Variables
- Functions
- Statements
- **©** Expressions
- **10** Names
- Operators
- **OComments**
- Syntax



Important Notes

- **OC** Comes with a lot of "built-in" functions
 - printf() is one good example
 - **©**Definition included in *header files*
 - #include<header_file.h>
- **O** C has one special function called *main*()
 - This is where execution starts (reset vector)
- **OC** development process
 - **Compiler translates C code into assembly code**
 - Assembler (e.g. built into uVision4) translates assembly code into object code
 - **Object code runs on machine**