# ArchLab Documentation

## Wu Jialong 2018013418

May 16, 2020

## 1 Part A

In this part, we are going to write Y86 programs for three functions. They are sum.ys, rsum.ys and copy.ys. To make life easy, we first use the following commands to generate x86 programs and then translate to Y86 programs.

```
gcc -m32 -c examples.c
objdump -d examples.o > examples.txt
```

The resulting programs are showed in Appendix A. Comments along with the code indicate some essential assignments for registers and coresponding C statements.

# 2 Part B

In this part, we need to extend the SEQ and PIPE processor to support two new instructions: iaddl and leave. In the manner of Figure 4-18 in CSAPP2e, we describe the stages of them.

	leave
fetch:	<pre>icode:ifun &lt;- M_1[PC]</pre>
	valP <- PC+2
decode:	<pre>valA &lt;- R[%ebp]</pre>
	<pre>valB &lt;- R[%ebp]</pre>
execute:	valE <- 4+valB
memory:	<pre>valM &lt;- M_4[valA]</pre>
writeback:	R[%esp] <- valE
	R[%ebp] <- valM
PC update:	PC <- valP

We first demonstrate our modification on  ${\sf seq-full.hcl}$  from different stages:

## 1. Fetch Stage:

- add ILEAVE into conditions of instr\_valid.
- add IIADDL into conditions of instr\_valid, need\_regids, need\_valC.

#### 2. Decode Stage:

- add ILEAVE into conditions of srcA=REBP, srcB=REBP, dstE=RESP, dstM=REBP.
- add IIADDL into conditions of srcB=rB, dstE=rB.

## 3. Execute Stage:

- add ILEAVE into conditions of aluA=4, aluB=valB.
- add IIADDL into conditions of aluA=valC, aluB=valB, set\_cc.

## 4. Memory Stage:

• add ILEAVE into conditions of mem\_read, mem\_addr=valA.

For PIPE architecture, it is much easier: modification on pipe-full.hcl are almost the same with what we have done on seq-full.hcl, except additional special cases processing. For example, in Decode Stage, we add ILEAVE into conditions of d\_srcA=REBP.

There are many special cases and mechanisms to handle. We analysis their influence one by one:

- 1. data bypassing: Once src and dst are set properly, it is well done with existing code and need no modification.
- 2. ret instruction, mispredicted branch and exception handling: Well done with existing code.
- 3. use/load hazard: leave do a memory read, so it may cause use/load hazard and need to be inserted to conditions of use/load hazard. There are totally four places where use/load hazard are determined.

Modification details are present in Appendix B.

## 3 Part C

In this part, we succeed to additionally support one more instructions in the PIPE simulator: rmxchg Exchange value in a register with a value in memory.

#### 3.1 Modification

First, we modify assembler in misc directory to make yas and yis to support the new instruction. Details:

- misc/yas-grammar.lex: add rmxchg into Instr.
- misc/isa.h: add I\_RMXCHG into itype\_t.
- misc/isa.c: The following can be done by imitating the code of rmmovl.
  - add rmxchg into instruction\_set[].
  - In function step\_state: add I\_RMXCHG into conditions of need\_regids, need\_imm;
     and complete the C implement of rmxchg in the switch statement.

To make PIPE support it, we describe the instruction in stages:

rmxchg rA,D(rB)

fetch: icode:ifun <- M\_1[PC]</pre>

rA:rB <- M\_1[PC+1]

 $valC \leftarrow M_4[PC+2]$ 

valP <- PC+6

decode: valA <- R[rA]

valB <- R[rB]</pre>

execute: valE <- valC+valB memory: valM <- M\_4[valE]

M\_4[valE] <- valA

writeback: R[rA] <- valM

PC update: PC <- valP

Note that in memory stage, there are both memory read and write. It **do not introduce a hazard** because memory read could be done in a short delay, but write would be done only on the next rising edge.

Then similiar with what we have done in Part B, we modify pipe-full.hcl:

- 1. Declarations: add intsig IRMXCHG'.
- 2. Fetch Stage:
  - add IRMXCHG into conditions of instr\_valid, need\_regids, need\_valC.
- 3. Decode Stage:
  - add IRMXCHG into conditions of d\_srcA=D\_rA, d\_srcB=D\_rB, d\_dstM=D\_rA.
- 4. Execute Stage:
  - add IRMXCHG into conditions of aluA=E\_valC, aluB=E\_valB.
- 5. Memory Stage:
  - add IRMXCHG into conditions of mem read, mem write, mem addr=M valE.
- 6. Pipeline Register Control: add  ${\tt IRMXCHG}$  into conditions of load/use hazards.

#### 3.2 Test

To make sure our implement do not corrupt existing code, we first perform regression tests:

```
$ make clean; make VERSION=full
$ cd ptest; make SIM=../pipe/psim TFLAGS=-il
./optest.pl -s ../pipe/psim -il
Simulating with ../pipe/psim
All 59 ISA Checks Succeed
./jtest.pl -s ../pipe/psim -il
Simulating with ../pipe/psim
All 96 ISA Checks Succeed
./ctest.pl -s ../pipe/psim -il
```

```
Simulating with ../pipe/psim
All 22 ISA Checks Succeed
./htest.pl -s ../pipe/psim -il
Simulating with ../pipe/psim
All 870 ISA Checks Succeed
```

Finally, we test our additional instruction. test.ys is modified from copy.ys and its function is to swap each corresponding element in two array with the same length.

yas and yis test results:

```
$ cd misc; ./yas test.ys; ./yis test.yo
Stopped in 125 steps at PC = 0x11. Status 'HLT', CC Z=1 S=0 0=0
Changes to registers:
%eax:
       0x00000000
                        0x00000cba
%esp:
                        0x0000500
        0x00000000
%ebp:
        0x00000000
                        0x00000500
Changes to memory:
0x0014: 0x0000000a
                        0x00000111
0x0018: 0x000000b0
                        0x00000222
0x001c: 0x00000c00
                        0x00000333
0x0020: 0x00000111
                        0x0000000a
0x0024: 0x00000222
                        0x00000b0
0x0028: 0x00000333
                        0x00000c00
0x04dc: 0x00000000
                        0x00000cba
0x04e4: 0x00000000
                        0x000004f8
0x04e8: 0x00000000
                        0x0000004d
0x04ec: 0x00000000
                        0x00000020
0x04f0: 0x00000000
                        0x0000002c
0x04f8: 0x00000000
                        0x0000500
0x04fc: 0x00000000
                        0x00000011
```

# $\ensuremath{\mathsf{psim}}$ test results:

```
$ cd pipe; ./psim -t ../misc/test.yo
[too long, omitted]
146 instructions executed
Status = HLT
Condition Codes: Z=1 S=0 0=0
Changed Register State:
%eax: 0x00000000
                        0x00000cba
%esp:
       0x00000000
                        0x00000500
       0x00000000
%ebp:
                        0x0000500
Changed Memory State:
0x0014: 0x0000000a
                        0x00000111
0x0018: 0x000000b0
                        0x00000222
0x001c: 0x00000c00
                        0x00000333
```

```
0x0020: 0x00000111
                        0x0000000a
0x0024: 0x00000222
                        0x00000b0
0x0028: 0x00000333
                        0x0000c00
0x04dc: 0x00000000
                        0x00000cba
0x04e4: 0x00000000
                        0x000004f8
0x04e8: 0x00000000
                        0x0000004d
0x04ec: 0x00000000
                        0x00000020
0x04f0: 0x00000000
                        0x0000002c
0x04f8: 0x00000000
                        0x00000500
0x04fc: 0x00000000
                        0x0000011
ISA Check Succeeds
CPI: 142 cycles/125 instructions = 1.14
```

These indicate that a Y86 program with instruction rmxchg works well, which successfully swap two arrays, 0x0014-0x001c and 0x0020-0x0028.

# Appendix A Y86 Programs and Comments for Part A

sum.ys: Iteratively sum linked list elements

```
# wujialong 2018013418
 2
        .pos 0
 3
    init:
 4
        irmovl Stack, %esp
        irmovl Stack, %ebp
 5
 6
        call Main
        halt
 8
 9
        .align 4
10
    ele1:
11
        .long 0x00a
12
        .long ele2
13
    ele2:
14
        .long 0x0b0
15
        .long ele3
16
    ele3:
17
        .long 0xc00
18
        .long 0
19
20
21
        pushl %ebp
22
        rrmovl %esp,%ebp
23
        irmovl ele1,%edx
24
        pushl %edx
                                          # prepare parameters
25
                                          # call function
        call sum_list
26
        rrmovl %ebp,%esp
27
        popl %ebp
28
        ret
29
30
    sum_list:
31
        pushl %ebp
32
        rrmovl %esp,%ebp
        irmovl $0x10, %ecx
33
34
        subl %ecx,%esp
35
        irmovl $0x0, %ecx
        rmmovl %ecx,-0x4(%ebp)
                                        # val = -4(\%ebp) = 0
36
37
        jmp
38
    loop:
39
        mrmovl 0x8(%ebp),%eax
        mrmovl (%eax),%eax
40
                                          \# %eax = ls->val
41
42
        mrmovl Oxfffffffc(\%ebp), \%ecx = -4(\%ebp) = val
```

```
43
        addl %eax,%ecx
        rmmovl %ecx,0xffffffffc(%ebp)
44
                                          # val += ls->val
45
        mrmovl 0x8(%ebp),%eax
46
                                          # %eax = ls
        mrmovl 0x4(%eax),%eax
                                          # %eax = ls->next
47
48
        rmmovl %eax,0x8(%ebp)
                                          \# ls = ls->next
49
    end:
50
        mrmovl 0x8(%ebp),%ecx
        irmovl $0x0,%eax
51
52
        xorl %eax,%ecx
53
        jne loop
                                          # while (ls)
        mrmovl Oxfffffffc(%ebp),%eax
54
        rrmovl %ebp,%esp
55
56
        popl %ebp
57
        ret
58
        .pos 0x500
59
60
   Stack:
```

## rsum.ys: Recursively sum linked list elements

```
1
    # wujialong 2018013418
 2
        .pos 0
 3
    init:
 4
        irmovl Stack, %esp
        irmovl Stack,%ebp
 5
 6
        call Main
 7
        halt
 8
 9
        .align 4
10
    ele1:
11
        .long 0x00a
12
        .long ele2
13
14
        .long 0x0b0
15
        .long ele3
16
    ele3:
17
        .long 0xc00
18
        .long 0
19
20
    Main:
21
        pushl %ebp
22
        rrmovl %esp,%ebp
23
        irmovl ele1,%edx
24
        pushl %edx
                                           # prepare parameters
25
        call rsum_list
                                           # call function
```

```
26
        rrmovl %ebp,%esp
27
        popl %ebp
28
        ret
29
30
   rsum_list:
31
       pushl %ebp
32
       rrmovl %esp,%ebp
33
        irmovl $0x18, %edx
34
        subl %edx,%esp
35
        irmovl $0x0, %edx
36
        mrmovl 0x8(%ebp),%eax
                                        # %eax = ls
37
        xorl %edx,%eax
38
        jne else
                                         # else
39
        irmovl $0x0,%eax
40
        jmp return
                                         # if (!ls) return 0
41
   else:
42
        mrmovl 0x8(%ebp),%eax
                                         # %eax = 1s
43
        mrmovl (%eax),%eax
44
        rmmovl %eax,0xffffffff(%ebp)
                                         \# -0xf(\%ebp) = val = ls->val
45
46
       mrmovl 0x8(%ebp),%eax
                                         # %eax = ls
        mrmovl 0x4(%eax),%eax
47
                                         \# %eax = ls->next
        irmovl $0xc,%edx
48
        subl %edx,%esp
49
50
        pushl %eax
                                         # prepare parameter = ls->next
51
        call rsum_list
                                         # recursive, %eax = rest
52
53
        irmovl $0x10, %edx
54
        addl %edx,%esp
                                         # restore the stack
55
       mrmovl Oxffffffff((%ebp),%edx
                                         # %edx = -0xf(%ebp) = val
        addl %edx,%eax
                                         # %eax = val + rest
56
57
   return:
58
        rrmovl %ebp,%esp
59
        popl %ebp
60
        ret
61
62
        .pos 0x500
63
   Stack:
```

## copy.ys: Copy a source block to a destination block

```
1  # wujialong 2018013418
2    .pos 0
3  init:
4    irmovl Stack, %esp
5    irmovl Stack, %ebp
```

```
6
        call Main
 7
        halt
 8
 9
        .align 4
10
   # Source block
11
12
        .long 0x00a
13
        .long 0x0b0
14
        .long 0xc00
15
   # Destination block
16
   dest:
17
        .long 0x111
18
        .long 0x222
19
        .long 0x333
20
21
   Main:
22
        pushl %ebp
23
        rrmovl %esp,%ebp
24
        irmovl 0x3,%edx
25
        pushl %edx
26
        irmovl dest, %edx
27
        pushl %edx
28
        irmovl src, %edx
29
        pushl %edx
                                         # preparing paramters
30
        call copy_block
                                        # call function
31
        rrmovl %ebp,%esp
32
        popl %ebp
33
        ret
34
35
    copy_block:
36
        pushl %ebp
37
        rrmovl %esp,%ebp
        irmovl $0x10,%ecx
38
39
        subl %ecx,%esp
        irmovl $0x0,%ecx
                                        # result = 0
40
41
        rmmovl %ecx,0xffffffff8(%ebp)
                                        \# -8(\%ebp) = result
42
        jmp end
43
   loop:
44
        mrmovl 0x8(%ebp),%eax
                                        # %eax = src
45
        mrmovl (%eax),%eax
                                        # %eax = val
46
47
        mrmovl Oxc(%ebp),%edx
                                        # %edx = dest
48
        rmmovl %eax,(%edx)
                                        # *dest = val
49
50
        # %ecx = result
```

```
51
       xorl %eax,%ecx
52
       rmmovl %ecx,0xffffffff8(%ebp)
                                       # result ^= val
53
54
       mrmovl 0x10(%ebp),%ecx
55
       irmovl $0x1,%edx
56
       subl %edx,%ecx
57
       rmmovl %ecx,0x10(%ebp)
                                       # len--
58
59
       mrmovl 0x8(%ebp),%eax
                                       # %eax = src
60
       irmovl 0x4,%edx
       addl %eax,%edx
61
62
       rmmovl %edx,0x8(%ebp)
                                       # src++
63
64
       mrmovl Oxc(%ebp),%eax
                                       # %eax = dest
65
       irmovl 0x4,%edx
66
       addl %eax,%edx
67
       rmmovl %edx,0xc(%ebp)
                                       # dest++
68
   end:
69
       mrmovl 0x10(%ebp),%ecx
70
       irmovl $0x0,%edx
71
       subl %edx,%ecx
72
                                       # while(len>0)
       jg loop
73
       74
       rrmovl %ebp,%esp
75
       popl %ebp
76
       ret
77
78
       .pos 0x500
79
   Stack:
```

# Appendix B Modification in HCL for Part B

Modifications on seq-full.hcl:

```
diff --git a/seq/seq-full.hcl b/seq/seq-full.hcl
index a998fef..0762e34 100644
--- a/seq/seq-full.hcl
+++ b/seq/seq-full.hcl
@@ -1,3 +1,4 @@
+#/* Name: wujialong, ID: 2018013418 */
#/* $begin seq-all-hcl */
# HCL Description of Control for Single Cycle Y86 Processor SEQ
@@ -109,16 +110,16 @@ int ifun = [
bool instr_valid = icode in
       { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
             IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
             IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL, IIADDL, ILEAVE
   };
# Does fetched instruction require a regid byte?
bool need_regids =
       icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
                   IIRMOVL, IRMMOVL, IMRMOVL };
                   IIRMOVL, IRMMOVL, IMRMOVL, IIADDL };
# Does fetched instruction require a constant word?
bool need valC =
       icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL };
       icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
########### Decode Stage
                               00 - 126,27 + 127,30 00 bool need_valC =
int srcA = [
       icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
       icode in { IPOPL, IRET } : RESP;
       icode in { ILEAVE } : REBP;
       1 : RNONE; # Don't need register
1:
## What register should be used as the B source?
int srcB = [
       icode in { IOPL, IRMMOVL, IMRMOVL } : rB;
       icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : rB;
```

```
icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
        icode in { ILEAVE } : REBP;
        1 : RNONE; # Don't need register
];
## What register should be used as the E destination?
int dstE = [
        icode in { IRRMOVL } && Cnd : rB;
        icode in { IIRMOVL, IOPL} : rB;
        icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
        icode in { IIRMOVL, IOPL, IIADDL } : rB;
       icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
        1 : RNONE; # Don't write any register
];
## What register should be used as the M destination?
int dstM = [
        icode in { IMRMOVL, IPOPL } : rA;
        icode in { ILEAVE } : REBP;
        1 : RNONE; # Don't write any register
];
00 - 155, 16 + 159, 16 00 int dstM = [
## Select input A to ALU
int aluA = [
        icode in { IRRMOVL, IOPL } : valA;
        icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
       icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : valC;
       icode in { ICALL, IPUSHL } : -4;
       icode in { IRET, IPOPL } : 4;
       icode in { IRET, IPOPL, ILEAVE } : 4;
        # Other instructions don't need ALU
];
## Select input B to ALU
int aluB = [
        icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
                      IPUSHL, IRET, IPOPL } : valB;
                      IPUSHL, IRET, IPOPL, ILEAVE, IIADDL } : valB;
        icode in { IRRMOVL, IIRMOVL } : 0;
        # Other instructions don't need ALU
];
00 - 176,12 + 180,12 00 int alufun = [
];
```

```
## Should the condition codes be updated?
-bool set cc = icode in { IOPL };
+bool set_cc = icode in { IOPL, IIADDL };
########### Memory Stage
                                  ######################################
## Set read control signal
-bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
+bool mem_read = icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
## Set write control signal
bool mem_write = icode in { IRMMOVL, IPUSHL, ICALL };
@@ -189,7 +193,7 @@ bool mem_write = icode in { IRMMOVL, IPUSHL, ICALL
   };
## Select memory address
int mem_addr = [
       icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
       icode in { IPOPL, IRET } : valA;
       icode in { IPOPL, IRET, ILEAVE } : valA;
       # Other instructions don't need address
];
```

Modification on pipe-full.hcl: Almost the same with what have been done with SEQ, only present unique modifications about load/use hazards.

```
00 - 324,7 + 328,7 00 int Stat = [
bool F_bubble = 0;
bool F_stall =
        # Conditions for a load/use hazard
        E_icode in { IMRMOVL, IPOPL } &&
        E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
         E_dstM in { d_srcA, d_srcB } ||
        # Stalling at fetch while ret passes through pipeline
        IRET in { D_icode, E_icode, M_icode };
00 -333,7 +337,7 00 bool F_stall =
# At most one of these can be true.
bool D_stall =
        # Conditions for a load/use hazard
        E_icode in { IMRMOVL, IPOPL } &&
        E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
         E_dstM in { d_srcA, d_srcB };
bool D_bubble =
@@ -341,7 +345,7 @@ bool D_bubble =
        (E_icode == IJXX && !e_Cnd) ||
        # Stalling at fetch while ret passes through pipeline
```

# Appendix C List of Manually Changed Files in Part C

Here is a total list of manually changed files in sim directory for supporting extra instruction. TA could use diff command to see detailed modifications.

```
sim/misc/isa.c
sim/misc/isa.h
sim/misc/yas-grammar.lex
sim/pipe/pipe-full.hcl
```

Note we do not change HCL file of SEQ because it is not required in the Part C of the assignment.