

These schematics are intended for reference only, and provide some possible circuit examples. All rights reserved. No part of this product may be reproduced in any form, or transmitted by any means, without the written permission of Cavium / Cavium Networks. NITROX is a trademark of Cavium / Cavium Networks in the United States, or other countries, or both. All other trademarks or service marks referred to in this product are the property of their respective owners. Cavium Networks makes no warranty about the use of this product, and reserves the right to change this document at any time, without notice. Whereas every precaution has been taken in the preparation of this product, Cavium Networks, the publisher, and the authors assume no responsibility for errors or omissions.

Assembly Note:

- DNI = Do Not Install


History of Changes

- R1.0: Initial release
- R1.1: Added FETs and LEDs D3, D4, D5
- R1.2: Core clock frequency setting greater than 001 are reserved; thus not to be used.
- R1.3: Changed C200 to 6pF for delayed output of U15 to about 500ms.  
Corrected the delay comment.
- R1.4: Placed the following NITROX III balls to GND: A20 and A24
- R1.5: corrected the signal return path for PLL\_E\_VSS\_18V, PLL\_S\_VSS\_18V, PLL\_Z\_VSS\_18V
- R1.6: Changed the following resistors to 1K Ohm. R37, R38, R39.
- R1.7: Fixed power sequencing for EXP\_VDD\_09.
- R1.8: Fixed VCC for the EEPROM .
- R1.9: Set ball CNN35XX.B23 to GND via R2
- R1.10: Updated the CNN35XX symbol
- R1.11: Updated the CNN35XX symbol. Removed R2. Removed R27. Updated the FREQ\_SEL table
- R1.12: Corrected the decoupling cap values for C206, C205, C248. Added two decoupling caps to EXP\_VDD\_09\_FLT

Place components  
close to the CPU



Optional EEPROM



These schematics are intended for reference only, and provide some possible circuit examples. All rights reserved. No part of this product may be reproduced in any form, or transmitted by any means, without the written permission of Cavium Networks. NITROX is a trademark of Cavium Networks in the United States, or other countries, or both. All other trademarks or service marks referred to in this product are the property of their respective owners. Cavium Networks makes no warranty about the use of this product, and reserves the right to change this document at any time, without notice. Whereas every precaution has been taken in the preparation of this product, Cavium Networks, the publisher, and the authors assume no responsibility for errors or omissions.

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO CAVIUM NETWORKS. USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF CAVIUM IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) CAVIUM 2001-2007

CAVIUM  
NETWORKS

Rev  
A1.12

CNN35XX - PCIe LANES

DATE:  
Friday, February 24, 2012

Project

Engineer: TM Engineering

PAGE: 2 of 9

Signal  
RESET\_L is a  
warm reset  
that is  
typically not  
used and  
should be  
pulled-up to  
VDD\_18


Keep this trace as short as  
possible  
To monitor the internal clock/4,  
suggest a break-out via to expose  
the ball to a scope probe.  
The output can be turn-ed off via  
a control register  
Please refer to the CNN35XX HM

5 PLL\_REF\_CLK\_50MHZ  
9 RESET\_L

9 SYS\_DCOOK

JTAG\_TCK 1V8  
JTAG\_TDI CNN35XX 1V8  
JTAG\_TMS 1V8  
JTAG\_TRST 1V8 L

### Level Changer LVTTTL 3.3V / 1.8V CMOS





U1C  
RSVD\_0\_3  
RESET\_L  
A15  
PLL\_REF\_CLK  
B21  
PERST\_L  
A13  
PSE\_ZERO  
D16  
PLL\_DCOOK  
A25  
JTAG\_TCK  
B26  
JTAG\_TDI  
C23  
JTAG\_TMS  
A23  
JTAG\_TRST\_L  
C3  
NC\_1  
AE26  
NC\_2  
AF26  
NC\_3  
NC\_4  
C13  
RSVD\_00  
B13  
RSVD\_02  
A9  
RSVD\_04  
C10  
RSVD\_06  
C8  
RSVD\_08  
B8  
RSVD\_10  
E10  
RSVD\_12  
D8  
RSVD\_14  
C7  
RSVD\_16  
D3  
RSVD\_18  
B3  
RSVD\_20  
A4  
RSVD\_22  
E4  
RSVD\_24  
D4  
RSVD\_26  
A5  
RSVD\_28  
B5  
RSVD\_30  
C5  
RSVD\_32  
D5  
RSVD\_34  
B6  
RSVD\_36  
A6  
RSVD\_38  
D6  
RSVD\_40  
E6  
RSVD\_42  
A7  
RSVD\_44  
B7  
RSVD\_46  
C7  
RSVD\_48  
D7  
RSVD\_50  
E7  
RSVD\_52  
A8  
RSVD\_54  
B8  
RSVD\_56  
C8  
RSVD\_58  
D8  
RSVD\_60  
E8  
RSVD\_62  
A9  
RSVD\_64  
B9  
RSVD\_66  
C9  
RSVD\_68  
D9  
RSVD\_70  
E9  
RSVD\_72  
A10  
RSVD\_74  
B10  
RSVD\_76  
C10  
RSVD\_78  
D10  
RSVD\_80  
E10  
RSVD\_82  
A11  
RSVD\_84  
B11  
RSVD\_86  
C11  
RSVD\_88  
D11  
RSVD\_90  
E11  
RSVD\_92  
A12  
RSVD\_94  
B12  
RSVD\_96  
C12  
RSVD\_98  
D12  
RSVD\_100  
E12

CNN35XX





EXP\_COMP\_RES3  
EXP\_COMP\_RES2  
EXP\_COMP\_RES1  
EXP\_COMP\_RES0

Resistor must be  
placed close to  
the BGA  
Within 750 mil.




EMU Freq:  
SEL (00) = 500 MHz  
SEL (01) = 700 MHz







PCIe 100MHz Reference Clock Gen.





PLL REFERENCE CLOCK  
50 MHz









These schematics are intended for reference only, and provide some possible circuit examples. All rights reserved. No part of this product may be reproduced in any form, or transmitted by any means, without the written permission of Cavium Networks. NITROX is a trademark of Cavium Networks in the United States, or other countries, or both. All other trademarks or service marks referred to in this product are the property of their respective owners. Cavium Networks makes no warranty about the use of this product, and reserves the right to change this document at any time, without notice. Whereas every precaution has been taken in the preparation of this product, Cavium Networks, the publisher, and the authors assume no responsibility for errors or omissions.

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO CAVIUM NETWORKS. USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF CAVIUM IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) CAVIUM 2001-2007

**CAVIUM NETWORKS**

Rev  
A1.12

Project

**POWER SUPPLIES**







Engineer: TM Engineering

DATE:

Friday, February 24, 2012

PAGE:

7 of 9



These schematics are intended for reference only, and provide some possible circuit examples. All rights reserved. No part of this product may be reproduced in any form, or transmitted by any means, without the written permission of Cavium Networks. NITROX is a trademark of Cavium Networks in the United States, or other countries, or both. All other trademarks or service marks referred to in this product are the property of their respective owners. Cavium Networks makes no warranty about the use of this product, and reserves the right to change this document at any time, without notice. Whereas every precaution has been taken in the preparation of this product, Cavium Networks, the publisher, and the authors assume no responsibility for errors or omissions.

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO CAVIUM NETWORKS. USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF CAVIUM IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) CAVIUM 2001-2007



Rev  
A1.12  
Project



POWER SUPPLIES

Engineer: TM Engineering

DATE:  
Friday, February 24, 2012  
PAGE: 8 of 9



SUPERVISOR - DCOK



Manual / Power-UP Reset

Manual Reset

