

These schematics are intended for reference only, and provide some possible circuit examples. All rights reserved. No part of this product may be reproduced in any form, or transmitted by any means, without the written permission of Cavium / Cavium Networks. NITROX is a trademark of Cavium / Cavium Networks in the United States, or other countries, or both. All other trademarks or service marks referred to in this product are the property of their respective owners. Cavium Networks makes no warranty about the use of this product, and reserves the right to change this document at any time, without notice. Whereas every precaution has been taken in the preparation of this product, Cavium Networks, the publisher, and the authors assume no responsibility for errors or omissions.

Assembly Note:

- DNI = Do Not Install

History of Changes

- R1.0: Initial release
- R1.1: Added FETs and LEDs D3, D4, D5
- R1.2: Core clock frequency setting greater than 001 are reserved; thus not to be used.
- R1.3: Changed C200 to 6pF for delayed output of U15 to about 500ms.

Corrected the delay comment.

- R1.4: Placed the following NITROX III balls to GND: A20 and A24
- R1.5: corrected the signal return path for PLL_E_VSS_18V, PLL_S_VSS_18V, PLL_Z_VSS_18V
- R1.6: Changed the following resistors to 1K Ohm. R37, R38, R39.
- R1.7: Fixed power sequencing for EXP_VDD_09.
- R1.8: Fixed VCC for the EEPROM .
- R1.9: Set ball CNN35XX.B23 to GND via R2
- R1.10: Updated the CNN35XX symbol
- R1.11: Updated the CNN35XX symbol. Removed R2. Removed R27. Updated the FREQ_SEL table
- R1.12: Corrected the decoupling cap values for C206, C205, C248. Added two decoupling caps to EXP_VDD_09_FLT


THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO CAVIUM NETWORKS. USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF CAVIUM IS EXPRESSLY FORBIDDE COPYRIGHT (c) CAVIUM 2001-2007

BLOCK DIAGRAM

Engineer: TM Engineering

Friday, February 24, 2012

close to the CPU U1A EXP_TX_0_P EXP_TX_0_N AC8 6 PEX_TX_00_P 6 PEX_TX_00_N AE11 EXP_RX_1_P EXP_RX_1_N EXP_TX_1_P EXP_TX_1_N AC10 6 PEX_TX_01_P 6 PEX_TX_01_N PEX_RX_01_P 6
PEX_RX_01_N 6 C5 | X7R | X7R | O402 | 100nF | X7R | 100nF __AE13 __AE13 __EXP_RX_2_N EXP_TX_2_P EXP_TX_2_N AC12 >>> PEX_RX_02_P 6 ->>> PEX_RX_02_N 6 6 PEX_TX_02_P 6 PEX_TX_02_N C7 | X/R | X/R | 100nF C8 | X/R | 100nF EXP_TX_3_P EXP_TX_3_N AC14 __AE15 __AF15 __EXP_RX_3_P __EXP_RX_3_N PEX_RX_03_P 6
PEX_RX_03_N 6 C9 | X/R | 100nF C10 | X/R | 100nF AE17 EXP_RX_4_P EXP_RX_4_N 6 PEX_TX_04_P 6 PEX_TX_04_N C11 | X/R 0402 | 100nF C12 | X/R 0402 | 100nF __AE19 __AE19 __EXP_RX_5_N 6 PEX_TX_05_P 6 PEX_TX_05_N PEX_RX_05_P 6 PEX_RX_05_N 6 C13 | X/R 0402 | 100nF C14 | X/R 0402 | 100nF AE21 EXP_RX_6_P EXP_RX_6_N 6 PEX_TX_06_P 6 PEX_TX_06_N C15 X/R 0402 100nF C16 X/R 0402 100nF AE23 EXP_RX_7_P EXP_RX_7_N 6 PEX_TX_07_P 6 PEX_TX_07_N >> PEX_RX_07_P 6 -->> PEX_RX_07_N 6 C17 X7R 0402 100nF C18 X7R 0402 100nF AC25 AC26 EXP_RX_8_P EXP_RX_8_N 6 PEX_TX_08_P 6 PEX_TX_08_N PEX_RX_08_P 6
PEX_RX_08_N 6 C19 X/R 0402 100nF C20 X/R 0402 100nF AA25 AA26 EXP RX 9 P EXP RX 9 N >> PEX_RX_09_P 6 ->> PEX_RX_09_N 6 6 PEX_TX_09_P 6 PEX_TX_09_N C21 X7R 0402 100nF C22 X7R 0402 100nF W25 W26 EXP_RX_10_P EXP_RX_10_N PEX_RX_10_P 6
PEX_RX_10_N 6 6 PEX_TX_10_P 6 PEX_TX_10_N C23 X7R 0402 1 100nF C24 X7R 0402 1 100nF U25 U26 EXP_RX_11_P EXP_RX_11_N 6 PEX_TX_11_P 6 PEX_TX_11_N PEX_RX_11_P 6 PEX_RX_11_N 6 R25 R26 EXP_RX_12_P EXP_RX_12_N 6 PEX_TX_12_P 6 PEX_TX_12_N PEX_RX_12_P 6
PEX_RX_12_N 6 6 PEX_TX_13_P 6 PEX_TX_13_N PEX_RX_13_P 6 PEX_RX_13_N 6 L25 L26 EXP_RX_14_P EXP_RX_14_N 6 PEX_TX_15_P 6 PEX_TX_15_N Length-match XMT to AC coupling AF7 EXP_REF_CLK_P EXP_REF_CLK_N 5 PCIE_REFCLK_P
5 PCIE_REFCLK_N and AC coupling to RCV CNN35XX




These schematics are intended for reference only, and provide some possible circuit examples. All rights reserved. No part of this product may be reproduced in any form, or transmitted by any means, without the written permission of Cavium Networks NITROX is a trademark of Cavium Networks in the United States, or other countries, or both. All other trademarks or service marks referred to in this product are the property of their respective owners. Cavium Networks makes no warranty about the use of this product, and reserves the right to change this document at any time, without notice. Whereas every precaution has been taken in the preparation of this product, activum Networks, the publisher, and the authors assume no responsibility for errors or omissions.


THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO CAVIUM NETWORKS. USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF CAVIUM IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) CAVIUM 2001-2007


 CAIUM
 Rev A1.12
 CNN35XX - PCIe LANES
 DATE: Friday, February 24, 2012


 NETWORKS
 Project
 Engineer: TM Engineering
 PAGE: 2 of 9

Place components









These schematics are intended for reference only, and provide some possible circuit examples. All rights reserved. No part of this product may be reproduced in any form, or transmitted by any means, without the written permission of Cavium Networks. NITROX is a trademark of Cavium Networks in the United States, or other countries, or both. All other trademarks or service marks referred to in this product, are the property of their respective oversare. Gavium Networks askes no warranty about the use of this product, and reserves the right to change this document at any time, without notice. Whereas every responsibility for errors or omissions.

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO CAVIUM NETWORKS. USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF CAVIUM IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) CAVIUM 2001-2007

CAIUM	Rev A1.12
INE I WORKS	Project

CLOCK GENERATION

DATE:
Friday, February 24, 2012

Engineer: TM Engineering

PAGE: 5 of 9

