# Face Filter Microarchitectural Review

#### **Accelerator Overview**


Systolic Array

**Control Logic** 

Resize Unit (for CNN)

Img2col mapper

**FIFOs** 




### PE Internal Structure

MAC unit

Registers (clk, rst, clr and enable)


Adder



# Overlaying Unit

Insert inside VGA controller


Replace RGB with the filter of certain locations



## **Memory Overview**

#### AXI4-Lite (1GB DDR3)

- Kernel Values
- Frame from Camera
- Output from Accelerator
- Output from Overlay



Slave

interface

Slave

interface

# Processor Design: RISC-V 32I (excluding OS instructions)

