Lecture 8 — Cache Coherency

Jeff Zarnett jzarnett@uwaterloo.ca

Department of Electrical and Computer Engineering University of Waterloo

October 15, 2020

ECE 459 Winter 2021 1 / 27




Image courtesy of Wikipedia.

Each CPU has its own cache: coordination is needed!

Coherency:

- Values in all caches are consistent;
- System behaves as if all CPUs are using shared memory.

ECE 459 Winter 2021 2 / 27

Cache Coherence Example

Initially in main memory: x = 7.

- CPU1 reads x, puts the value in its cache.
- 2 CPU3 reads x, puts the value in its cache.
- 3 CPU3 modifies x := 42
- 4 CPU1 reads x ... from its cache?
- **5** CPU2 reads x. Which value does it get?

Unless we do something, CPU1 is going to read invalid data.

ECE 459 Winter 2021 3 / 27

Planes and Trains




ECE 459 Winter 2021 4 / 27

Snoopy Caches

The simplest way to "do something" is to use Snoopy caches.

No, not this kind of Snoopy (sadly):



ECE 459 Winter 2021 5 / 27

High-Level Explanation of Snoopy Caches

Snoopy: the caches are spying on each other.

- Each CPU is connected to a simple bus.
- Each CPU "snoops" to observe if a memory location is read or written by another CPU.
- We need a cache controller for every CPU.

What happens?

■ Each CPU reads the bus to see if any memory operation is relevant. If it is, the controller takes appropriate action.

ECE 459 Winter 2021 6 / 27

A Distributed Approach

This is a distributed approach; no centralized state is maintained.

Each cache with a copy of data from a block of physical memory knows whether it is shared or not.

Whenever a CPU issues a memory write, the other CPUs are watching (snooping around) to observe if that memory location is in their cache.

If it is, then the CPU will need to take action.

ECE 459 Winter 2021 7 / 27

We Need Some Action!

What does action mean?

The Air Canada action was update.

The Deutsche Bahn action was invalidate.

ECE 459 Winter 2021 8 / 27

Write-Through Cache


Simplest type of cache coherence:

- All cache writes are done to main memory.
- All cache writes also appear on the bus.
- If another CPU snoops and sees it has the same location in its cache, it will either invalidate or update the data.

For write-through caches: normally, when you write to an invalidated location, you bypass the cache and go directly to memory (aka write no-allocate).

ECE 459 Winter 2021 9 / 27

Our chosen approach:



ECE 459 Winter 2021 10 / 27

In-val-i-daaaaaate!

Invalidation is the most common protocol.

It means the data in the cache of other CPUs is not updated, it's just noted as being out of date (invalid).

Normally, when you write to an invalidated location, you bypass the cache and go directly to memory (aka write no-allocate).

ECE 459 Winter 2021 11 / 27

In-val-i-daaaaaate!

If we want to do a read and there's a miss, we can poke around in other caches to see who has the most recent cached version.

This is a bit like going into a room and yelling "Does anybody have block...?", in some sort of multicast version of the card game "Go Fish".

Regardless, the most recent value appears in memory, always.

ECE 459 Winter 2021 12 / 27

There are also write broadcast protocols, in which case all versions in all caches get updated when there is a write to a shared block.

But it uses lots of bandwidth and is not necessarily a good idea.



ECE 459 Winter 2021 13 / 27

It does, however prevent the costly cache miss that follows an invalidate.

Sadly, as we are mere users and not hardware architects, we don't get to decide; we just have to live with whichever one is on the hardware we get. Bummer.

ECE 459 Winter 2021 14 / 27

Write-Through Protocol

- Two states, valid and invalid, for each memory location.
- Events are either from a processor (Pr) or the Bus.

State	Observed	Generated	Next State
Valid	PrRd		Valid
Valid	PrWr	BusWr	Valid
Valid	BusWr		Invalid
Invalid	PrWr	BusWr	Valid
Invalid	PrRd	BusRd	Valid

ECE 459 Winter 2021 15 / 27

Write-Through Protocol Example

■ For simplicity (this isn't an architecture course), assume all cache reads/writes are atomic.

Using the same example as before:

Initially in main memory: x = 7.

- CPU1 reads x, puts the value in its cache. (valid)
- CPU3 reads x, puts the value in its cache. (valid)
- **3** CPU3 modifies x := 42. (write to memory)
 - CPU1 snoops and marks data as invalid.
- 4 CPU1 reads x, from main memory. (valid)
- 5 CPU2 reads x, from main memory. (valid)

ECE 459 Winter 2021 16 / 27

Write-Back Cache

- What if, in our example, CPU3 writes to x 3 times?
- Main goal: delay the write to memory as long as possible.
- At minimum, we have to add a "dirty" bit: Indicates our data has not yet been written to memory.

ECE 459 Winter 2021 17 / 27

Write-Back Implementation

The simplest type of write-back protocol (MSI), with 3 states:

- Modified—only this cache has a valid copy;
 main memory is out-of-date.
- Shared—location is unmodified, up-to-date with main memory; may be present in other caches (also up-to-date).
- Invalid—same as before.

Initial state, upon first read, is "shared".

Implementation will only write the data to memory if another processor requests it.

During write-back, a processor may read the data from the bus.

ECE 459 Winter 2021 18 / 27

MSI Protocol

- Bus write-back (or flush) is BusWB.
- Exclusive read on the bus is BusRdX.

Observed	Generated	Next State
PrRd		Modified
PrWr		Modified
BusRd	BusWB	Shared
BusRdX	BusWB	Invalid
PrRd		Shared
BusRd		Shared
BusRdX		Invalid
PrWr	BusRdX	Modified
PrRd	BusRd	Shared
PrWr	BusRdX	Modified
	PrRd PrWr BusRd BusRdX PrRd BusRd BusRdX PrWr PrRd	PrRd PrWr BusRd BusWB BusRdX BusWB PrRd BusRd BusRdX PrWr BusRdX PrWr BusRdX PrRd BusRdX

ECE 459 Winter 2021 19 / 27

MSI Example

Using the same example as before:

Initially in main memory: x = 7.

- CPU1 reads x from memory. (BusRd, shared)
- CPU3 reads x from memory. (BusRd, shared)
- 3 CPU3 modifies x := 42
 - Generates a BusRdX.
 - CPU1 snoops and invalidates x.
 - CPU3 changes x's state to modified.
- 4 CPU1 reads x:
 - Generates a BusRd.
 - CPU3 writes back the data and sets x to shared.
 - CPU1 reads the new value from the bus as shared.
- **5** CPU2 reads x from memory. (BusRd, shared)

ECE 459 Winter 2021 20 / 27

An Extension to MSI: MESI

The most common protocol for cache coherence is MESI.

Adds another state:

- Modified—only this cache has a valid copy; main memory is out-of-date.
- Exclusive—only this cache has a valid copy;
 main memory is up-to-date.
- Shared—same as before.
- Invalid—same as before.

MESI allows a processor to modify data exclusive to it, without having to communicate with the bus.

MESI is safe: in E state, no other processor has the data.

ECE 459 Winter 2021 21 / 27

MESIF (used in latest i7 processors):

• Forward—basically a shared state; but, current cache is the only one that will respond to a request to transfer the data.

Hence: a processor requesting data that is already shared or exclusive will only get one response transferring the data.

Permits more efficient usage of the bus.

ECE 459 Winter 2021 22 / 27



False sharing: program has two unrelated data elements that are mapped to the same cache line/location.

ECE 459 Winter 2021 23 / 27

```
char a[10];
char b[10];
```


They don't overlap but are located next to each other in memory.

ECE 459 Winter 2021 24 / 27

Solution: Heap allocation? Maybe...

Make both arrays bigger, wasting some space...?

ECE 459 Winter 2021 25 / 27



Is wasting a little space worth it? Yes!

(Plus, putting arrays in a struct and padding enables future updates to the struct.)

ECE 459 Winter 2021 26 / 27

Cache Coherency Summary

We saw the basics of cache coherence (more of an architecture thing).

Knowing this stuff allows us to make wise decisions (e.g., false sharing)!

There are other protocols for cache coherence, each with their own trade-offs.

ECE 459 Winter 2021 27 / 27