



### We know that...

- Modern systems allow multiple processes to run concurrently.
- · Virtual memory address space is used to facilitate this
- · We need to make sure that
  - A process does not access memory not allocate to it.
  - One process (malicious) does not affect the other processes, including OS.

### Segment based protection Linear Address Space (or Physical Memory) Segment Registers Access Limit FFFFFFFH Code Base Address CS Not Present ES Memory I/O SS Access Limit Base Address DS FS GS

### What we do

- Segmentation
  - refers to dividing a computer's memory into segments (code, date, ...) with specific access rights
- Virtual memory
  - Illusion that a process has full access to the entire memory address space
  - Abstracting the memory as VM and then dividing VM into blocks
  - Page table is used to translate virtual address to physical address

# Segmentation Registers Visible Part Hidden Part Segment Selector Base Address, Limit, Access Information CS SS Segment descriptor Document privilege level (CPL) Privilege ring 0 - 3 GS GS

### **Paging Based Protection**

- Paging provides finer mapping of linear address to physical address → finer protection at page level
- Apart from mapping and swapping in/out, page entries also provide protection

### **TLB Level Protection**

 The access control bits are almost same as we have for PTE.

•

Virtual	Phy.	valid	prot
100	250	1	r

## 32 - bit page entries 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PFN | Substituting | Contents | O(9) | Present must be 1 to map a 4+(8)/ye page | 1 (70/x) | Present must be 1 to map a 4+(8)/ye page | 1 (70/x) | Present must be 1 to map a 4+(8)/ye page | 1 (70/x) | Present must be 1 to map a 4+(8)/ye page referenced by this entry (see Section 4.6) | | 2 (U(5) | User/supervisor: If 0, ozer-mode accesses are not allowed to the 4+(8)/ye page referenced by this entry (see Section 4.9) | | 3 (9x/y) | Present must be 1 to map a 4+(8)/ye page referenced by this entry (see Section 4.9) | | 4 (PCD) | Present must be 1 to map a 4+(8)/ye page referenced by this entry (see Section 4.9) | | 4 (PCD) | Present must be 1 to map a 4+(8)/ye page referenced by this entry (see Section 4.9) | | 5 (A) | Accessed: Indicates whether software has accessed the 4+(8)/ye page referenced by this entry (see Section 4.9) | | 6 (0) | Dirty: Indicates whether software has written to the 4+(8)/ye page referenced by this entry (see Section 4.9) | | 7 (9x1) | The PATI is supported, indicately determines the memory type used to access the 4+(8)/ye page referenced by this entry (see Section 4.9) | | 7 (9x1) | The PATI is supported indicately determines the memory type used to access the 4+(8)/ye page referenced by this entry (see Section 4.9) | | 8 (G) | Collabor (10 (A)/x) | Collabor (10 (A)/x) | Collabor (10 (A)/x) | Collabor (10 (A)/x) | | 9 (R) | Collabor (10 (A)/x) | Collabor (10 (A)/x) | Collabor (10 (A)/x) | Collabor (10 (A)/x) | | 1 (19 (A)/x) | Collabor (10 (A)/

## Page level protection Summary

- Page-level protection can be used alone or with segments.
- When combined, page-level read/write protection allows more protection granularity within segments.
- The processor performs two page-level protection checks:
  - Restriction of addressable domain (supervisor and user modes).
  - Page type (read only or read/write)
- An Intel 64 or IA-32 processor with the execute-disable bit capability can
  prevent data pages from being used by malicious software to execute code
  - If the execute-disable bit of a memory page is set, that page can be used only as data.