



Introduction to FPGA Simulation and Debug

Dr. Ruba Alkhasawneh




FPGA Design Flow

- Design Entry – HDL coding
- Synthesis – the design is mapped into a circuit that consists of the logic elements (LEs) provided in the FPGA.
- Functional Simulation – Test if the design is functionally correct.
- Fitting – Placement & Routing.
- Timing Analysis – propagation delays along the various paths in the fitted circuit are analyzed.
- Timing Simulation – The fitted circuit is tested to verify both its functional correctness and timing.
- Programming and Configuration – The designed circuit is implemented in a physical FPGA chip by programming the configuration switches that configure the LEs and establish the required wiring connections.



DE-Lite Max 10 series




Source: <https://fpgacademy.org>

Why Simulation?

- Advantages:
 - Cost-effective: reduce development costs as it eliminates the need for physical hardware prototypes.
 - Early error detection: provide early bug detection before the design is implemented on the hardware.
 - High visibility of all signals in the design.
 - Faster time-to-market: provides early detection of design issues which reduces the overall development time.
- Disadvantages:
 - Hardware testing & performance: e.g. interacting with external peripherals and sensors.
 - Can take a long time to run – Software-based.

Testbench

- A test bench or testing workbench is an environment used to verify the correctness or soundness of a design or model.



Verilog Testbench

```
`timescale 1ns/10ps
```

Timescale

1st number is units, second is timing resolution

```
module tb_counter()  
  
  reg clock,reset_pll,reset_count,counter_direction;  
  wire [3:0] count_up , count_down;
```

Inputs are reg, outputs are wires

Note: no module I/O

```
  top_counter DUT ( .refclk(clock) ,  
                    .reset_pll(reset_pll) ,  
                    .reset_count(reset_count),  
                    .counter_direction(counter_direction),  
                    .count_up(count_up) ,  
                    .count_down(count_down) );
```

```
  initial  
  begin
```

Initial Block

Runs only once (vs always block)

```
    clock = 0;  
    reset_pll = 1;  
    reset_count = 1;  
    counter_direction = 0;
```

```
    #10 reset_pll=0;  
    #30 reset_count=0;  
    #10 counter_direction=1;  
    #30 counter_direction=0;  
    #10 counter_direction=1;  
    #30 counter_direction=0;  
    #10 counter_direction=1;  
    #30 counter_direction=0;
```

Stimulus

```
    #1000 $stop;
```

Use \$stop vs \$finish or simulator closes

```
  end
```

```
  always #10 clock = ~clock;
```



Clock

```
endmodule
```

Source: <https://fpgacademy.org>

Mentor ModelSim Overview


- ModelSim is a multi-language HDL (Verilog/VHDL) simulation environment. It can be used independently or Intel Quartus can create startup scripts and link designs to ModelSim.
- Intel Quartus has a license to distribute Modelsim-Altera with Quartus.



Modelsim setup - 1



- Go to Tools → Options → EDA Tool Options. In ModelSim-Altera, enter the executable pathway.

This path might be different for your own installation!




Setting up ModelSim from Intel Quartus

- Assignments → Settings → EDA Tools Settings → Simulation
- In NativeLink Settings → Test Benches → NEW
- Add New testbench → OK




ModelSim GUI

Launching ModelSim from Quartus Tools → Run Simulation Tool → RTL Simulation



Simulation Objects



Testbench File

Command Transcript Window

- Example
- Implement the Majority Function logic circuit as defined by the following expression.
-

$$f(x_1, x_2, x_3) = x_1 x_2 + x_1 x_3 + x_2 x_3$$