ECE533 – Closed-Loop Digital SMPS Design Project

Student #1: Mubarek Abdela (1001027738)

Student #2: Alok Deshpande (999859309)

Date: 20/4/2018

Introduction

This report details the development of a synchronous boost converter with a digital controller implemented in an FPGA. Both the converter hardware and software components are designed and subsequently tested. The report has two sections. Part A details the open-loop design, simulation, and testing. Part B details the closed-loop control design and testing. The report concludes with a summary of the results showing that the controller meets specifications.

Part A

This part describes the open-loop design. After designing the hardware components, the design is simulated to determine the effect of load on duty cycle and efficiency, as well as to verify that it meets open-loop requirements. Finally, the experimental testing results are shown.

1) DC Analysis

Below, the DC analysis of the designed boost converter with inclusion of the non-idealities is presented. The ideal conversion ratio for a boost converter is:

$$M_{ideal}(D) = \frac{V_o}{V_g} = \frac{1}{D'}$$

However, considering the conduction losses, this ratio must be re-derived.

From IVSB on the inductor:

$$\langle v_L \rangle = D(V_q - I_L R_L - I_L R_{ON}) + D'(V_q - I_L R_L - I_L R_{ON} - V_o) = 0$$

Rearranging:

$$\frac{V_o}{V_g} = \frac{1}{D'} - \frac{I_L(R_L + R_{ON})}{D'V_g}$$

From CCB on the output capacitor:

$$\langle i_C \rangle = D\left(-\frac{V_o}{R}\right) + D'\left(I_L - \frac{V_o}{R}\right) = 0$$

This gives:

$$I_0 = D'I_L$$

This gives the non-ideal conversion ratio to be:

$$M_{non-ideal}(D) = \frac{1}{D'} \left(\frac{1}{1 + \frac{R_L + R_{ON}}{R}} \right)$$

a. Rang of Duty Cycle

By considering the output voltage to be at the nominal value of 32V, and heavy load operating current of 1 A and thus, 32Ω load resistance, the operating duty cycle range is obtained. The duty cycle should not be lower than:

$$\frac{(32V)}{(13V)} = \frac{1}{D'} \left(\frac{1}{1 + \frac{10.3m\Omega + 19m\Omega}{32}} \right)$$

$$D_{min} = 0.594$$

Similarly, the maximum duty-cycle would be: $D_{max} = 0.719$

Therefore, the range of allowable duty cycles is:

b. Range of Load Resistance

The load resistance is:

$$R = \frac{V_o}{I_o}$$

One can determine the maximum resistance by considering maximum output voltage for minimum output current:

$$R_{max} = \frac{(34.6V)}{(0.2A)} = 173\Omega$$

Likewise, the converse can be done to find the minimum resistance:

$$R_{max} = \frac{(29.5V)}{(1A)} = 29.5\Omega$$

Hence, the testing range of the load resistance is: $29.5\Omega < R < 173\Omega$

c. Efficiency due to conduction loss

From the above derivation of conversion ratios, the ideal and non-ideal conversion ratios were determined. Based on these, the efficiency is:

$$\eta = \frac{M_{non-ideal}(D)}{M_{ideal}(D)}$$

$$= \left[\frac{1}{D'} \left(\frac{1}{1 + \frac{R_L + R_{ON}}{R}}\right)\right] \div \left(\frac{1}{D'}\right)$$

$$= \frac{1}{1 + \frac{R_L + R_{ON}}{R}}$$

One may determine the lowest efficiency for the maximum output current, maximum input supply, and minimum duty cycle. Doing so gives a minimum efficiency of:

$$\eta = 1 - \frac{(1A)(10.3\text{m}\Omega + 19\text{m}\Omega)}{(1 - 0.595)(13V)}$$
$$\approx 0.967$$

This meets the specification, and so the design is feasible.

2) Component selection

a. Output Capacitor

The main conduction losses is mainly affected by the equivalent series resistance (ESR) of the inductor resistance (R_L) and the transistor ON resistance (R_{ON}). For the selected components, these were determined to be $R_L = 10.3m\Omega$ and $R_{ON} = 19m\Omega$.

To determine the minimum value of C_{out}, one need just meet the output voltage ripple specification:

$$I_O = C_{out} \frac{dV_o}{dt}$$
$$= C_{out} \frac{2\Delta V_o}{DT_s}$$

$$C_{out} = \frac{I_O}{\Delta V_o} \frac{D}{2f_s}$$

The switching frequency of 150k Hz was selected and the value of C_{out} was maximized to ensure successful operation under the worst condition as shown below:

$$C_{out_{min}} = \frac{(1A)}{(350mV)} \frac{(0.7182)}{2(150kHz)}$$

 $\cong 19.75\mu F$

Hence, this is the minimum capacitance required. Based on the calculation and component tolerance a $22\mu F$ capacitor was chosen.

b. Inductor

The inductor was selected to ensure operation in CCM under all conditions:

$$I_L = \Delta i_L$$

$$\frac{I_o}{D'} = \frac{V_g}{L} \frac{D}{2f_s} \Rightarrow L = \frac{V_g}{I_o} \frac{D'D}{2f_s}$$

$$L = \frac{(13V)}{(0.2A)} \frac{(1 - 0.595)(0.595)}{2(150kHz)}$$
$$\approx 56\mu H$$

Based on the above calculation, and components available on Digi-Key, a $68\mu H$ inductance was chosen.

c. Transistor

The RMS current $i_{Q,RMS}$ is given by:

$$i_{Q,RMS} = I_L \sqrt{D\left(1 + \frac{1}{3} \left(\frac{\Delta i_L}{I_L}\right)^2\right)}$$

The DC component is given by:

$$I_L = \frac{I_o}{D'}$$

This value is maximized at the maximum duty cycle and output current so:

$$I_{L_{max}} = \frac{(1A)}{(1 - 0.718)} \cong 3.56A$$

For the selected inductance, the maximum ripple is:

$$\Delta i_{L} = \frac{V_{g}}{L} \frac{D}{2f_{s}}$$

$$= \frac{(13V)}{(68\mu \text{H})} \frac{(0.718)}{2(150kHz)}$$

$$\approx 0.490A$$

Hence, the RMS transistor current is:

$$i_{Q,peak} = I_L \sqrt{D\left(1 + \frac{1}{3}\left(\frac{\Delta i_L}{I_L}\right)^2\right)}$$

 $\cong 3.02A$

The peak voltage across the high-side transistor is V_{out} . Hence, the transistors should be rated above 34.6V. In addition, by considering the switching frequency, the gate driver current and Figure of Merit (FOM), two transistors with the same data sheet were selected (i.e. rated voltage of 60 V, rated current of 7A, Ron of $19m\Omega$ and gate charge of 20nC).

d. Gate driver selection:

The gate driver must charge equal gate capacitances (having selected the same transistors), but the required charging time differs, based on the duty cycle.

For a switching frequency of $T_{sw} = \frac{1}{150kHz} = 6.67\mu s$, each transistor is ON for its duty cycle time. For M0, this is at minimum:

$$D_{min}T_{sw} = (0.595)(7.14\mu s) \approx 4.25\mu s$$

Whereas for the transistor M1:

$$D'_{min}T_{sw} = (1 - 0.718)(7.14\mu s) \approx 2.01\mu s$$

Choose the transistors to turn within a very short period of this time (e.g. 50x faster switching). These periods are, respectively for M0 and M1:

$$t_0 \cong 85ns$$
 and $t_1 \cong 40ns$

The gate capacitances must charge to $V_{gs,min}$, which is chosen more than the threshold voltage in order to turn on the transistors with low R_{ON} . Knowing the gate charge $Q_{gs,min}$ associated with $V_{gs,min}=10V$ from the datasheet of the transistor, one can determine the required driver output current to charge the gate within a time Δt as:

$$I_{drive} = \frac{Q_{gs,min}}{\Lambda t}$$

For $Q_{gs,min}=20nC$, as indicated in the MOSFET datasheet, the required output currents for the low-side and high-side drivers are to charge within times $\Delta t=t_0\cong 85ns$ and $\Delta t=t_1\cong 40ns$, respectively. These calculations give the required output currents to be, respectively:

$$I_{drive.0} \cong 394mA$$
 and $I_{drive.1} \cong 832mA$

Choosing the higher of these two values, this means that the gate driver must be able to provide at least this much output current.

e. <u>Bootstrap circuit design</u>

The bootstrap design was done based on the theory presented in one application note [1].

The minimum capacitance in the bootstrap circuit depends on the charge that it must store to supply the driver (Q_{cb}), and the voltage the high side driver must provide this charge at (ΔV_{boot}).

The charge Q_{cb} must be sufficient to charge the gate capacitance and then ensure the gate driver supplies its quiescent current (I_{supply}) to keep the driver voltage ON for a period of at most $D_{max}T_{sw}$. Hence, the charge is calculated to be:

$$Q_{cb} = Q_{gs,min} + D_{max}T_{sw}I_{supply}$$

= $(20nC) + (0.718)(7.14\mu s)(2.6mA)$
 $\cong 33.3nC$

The voltage at which this must then be supplied is equal to the maximum allowable change in voltage across the capacitance during a switching cycle (i.e. maximum ripple), since:

$$\Delta Q = Q_{cb} = C_b \Delta V_{boot}$$

The maximum ripple is chosen to be an arbitrarily small value as is done in [1] (2% of the DC gate drive voltage), so it is:

$$\Delta V_{boot} = 0.02 V_{drive}$$
$$= 0.02(10V)$$
$$= 0.2V$$

Note that here the DC drive voltage was taken to be 10V, since that is the value in the range of input voltages for which the low R_{ON} design has been developed, as previously mentioned.

Knowing Q_{cb} and ΔV_{boot} , the bootstrap capacitance is:

$$C_{b,min} = \frac{Q_{cb}}{\Delta V_{boot}}$$
$$= \frac{(33.3nC)}{(0.2V)}$$
$$\approx 0.23\mu F$$

The actual value used was 0.23uF.

Note that: the selected gate driver needs no additional bootstrap diode or resistor.

3) Summary

The following table summarizes the selected components:

Table 1: Specifications of Selected Components			
Parameter	Value	Unit	
L	68	μΗ	
Rı	10.3	$m\Omega$	
Ron1@ Vin,min	19	$m\Omega$	
Ron2@ Vin,min	19	$m\Omega$	
Qgt1 @ Vin,min	20	пС	
Qgt2 @ Vin,min	20	пС	
Cout	22	μF	
<i>Volume of L + C</i>	14350+399=14750	mm^3	
Cost of L+C	9784.36	\$/ 1000 units	

Table 2: Selected Components			
Component	Digikey/Newark Part #		
Gate driver IC	296-46403-1-ND		
L	732-11714-ND		
<i>M</i> ₁	785-1438-5-ND		
<i>M</i> 2	785-1438-5-ND		
Cout	493-9884-1-ND		

4) Simulation of the Design

The following test setup was used to verify that the steady-state conditions met the specification, and to estimate the conduction loss in the setup. Note that the only the parasitic losses associated with the on resistance of the MOSFETs and the ESR of the output capacitor and inductor were modelled. The switching losses and losses due to the gate driver and sensors were not modeled.

a. <u>Duty Cycle (Vin=9V and Vin=14V)</u>

Ideally, for load variations, there should be no need to change duty cycle to maintain constant output voltage (i.e. constant conversion ratio). However, when the converter is non-ideal, this is no longer the case.

Based on this setup, the variation in duty cycle with load current was first simulated to estimate the effect of some of the parasitic. Upon simulating, the following results were obtained:




Figure 1: Variation in duty cycle (simulation only)

This shows a higher duty cycle is required to maintain the same conversion ratio as conduction losses increase.

b. Output voltage ripple

The output voltage ripple was one steady-state requirement to meet. Upon testing it in simulation at all combinations of the extreme cases of load and duty cycle, the following results were obtained:

Table 3: Measured output voltage ripple				
		Output Voltage Ripple (V)		
		Output Current: 0.1A	Output Current: 1A	
Supply	9	0.027V	0.26V	
Voltage (V)	14	0.03V	0.2V	

This shows the ripple requirement (ripple less than 0.35V) is theoretically met under all conditions.

c. Efficiency (Vin=9V and Vin=14V)

The other requirement tested was the efficiency, only accounting for conduction since other losses were not modelled. By simulating under different load conditions in the same was as done in experimental testing, the following result was obtained:




Figure 2: Variation in efficiency (simulation only)

This graph shows that the conduction loss is extremely minimal. It also shows that conduction loss increases with duty cycle and load, as expected. There is also higher efficiency at high supply voltage, which is reasonable because the current is reduced at higher input voltage for constant output voltage.

Note that the efficiency approaches 100% in the simulation for the case of no output current because the simulation only captures conduction losses. In actuality, the efficiency drops at light load due to the dominance of switching loss, as can be seen in the next section. Furthermore, the curve appears to be linear, but it would be non-linear if the switching losses were to be included

5) Experimental Testing

a. <u>Duty Cycle (Vin=9V and Vin=14V)</u>

This test was done by varying the load resistance to achieve a particular output current, and varying D to achieve a fixed V_{out} of 32V. The duty cycle was adjusted by using the switches in FPGA. Figure 4 shows the experimental results, alongside the simulation results for comparison:




Figure 3: Variation in duty cycle (simulated and experimental)

These results show that the duty cycle varies very little with output current, just as in the simulated case. The experimental and simulation results deviate slightly, since switching and gate driver losses are not included. For the small variation that is present, this also shows that a higher duty cycle is required to produce the same amount of output current.

b. Efficiency (Vin=9V and Vin=14V)

The efficiency of the converter was tested at different load at a fixed output voltage of 32V. Figure 4 shows the results:




Figure 4: Variation in efficiency (simulated and experimental)

Firstly, this shows that under all load and supply conditions, the efficiency is great than 93% (thus, the specification is always met). It also shows that at low supply voltage, the conduction loss dominates, whereas at high supply voltage the conduction loss is reduced since the input current is lower.

c. Output voltage ripple (for $V_{in} = 14V$ and $I_{out} = 0.1A$)

The ripple was measured at one condition of load (0.1 A) and supply (14V). The following plot shows the peak-to-peak output voltage ripple (130mV) is less than the specification (350mV) even experimentally.




Figure 5: Output voltage ripple

The period of the ripple was also measured:




Figure 6: Output voltage ripple, showing switching period

The period is found to correspond to a frequency of $f=\frac{1}{6.7\mu s}=150kHz$, which matches the switching frequency. This confirms that the viewed waveform is indeed the ripple, and not noise. Note that in the above figures, the DC voltage has been filtered out, clearly show the ripple.

d. Soft start testing

Soft start was implemented for this converter by initially operating in open-loop mode until the output voltage reached the specified value. The duty cycle was ramped linearly to prevent overshoot in the output voltage. (This would otherwise occur during the transience of closed-loop startup.) The following figure shows the ramp in output voltage as the duty cycle increases over a period of 250ms.




Figure 7: Output voltage during soft start

Part B

1) Sensor Design

Output Voltage Sensing

As shown in Appendix A, the output voltage sensor is a resistive divider with a capacitor in parallel to reduce noise at high frequency. Hence, the DC gain is:

$$K_{sense} = \frac{R_7}{R_7 + R_8}$$

And the pole must be:

$$\omega_{sense} = \frac{1}{C(R_7||R_8)}$$

This gives a transfer function of:

$$H_{sense}(s) = \frac{K_{sense}}{1 + \frac{s}{\omega_{sense}}}$$
$$= \frac{R_7}{R_7 + R_8} \cdot \frac{1}{1 + sc(R_7||R_8)}$$

The resistors were selected to step down the output voltage from its DC value (nominally 32V) to the reference value of the ADC (3.5V). To achieve this, resistor values of $R_7=80.6k\Omega$ and $R_8=10k\Omega$ were chosen.

$$K_{sense} = \frac{R_7}{R_7 + R_8} = \frac{3.5}{32}$$

It is also desired to reduce the power loss due to the sensor resistors, so the resistors should be chosen to be large.

The capacitance C_2 was chosen to be 1nF. This gives a pole of $\omega_{sense} = 112.41 \ k \ rad/s$.

Based on these values, the sensor transfer function is:

$$H_{sense}(s) = \frac{0.1104}{8.896 \times 10^{-6} s + 1}$$

Sensor design for the input voltage is given in Appendix B.

2) Controller Design

In order to design a compensator, the small-signal model of the converter is derived as shown in Appendix B and based on the analysis, the following control to output transfer function was obtained.

$$G_{vd}(s) = \frac{\left(\frac{1}{sC} + R_c\right) ||R_{load}\left(\frac{V_o}{D'}\right)}{\left(\frac{1}{sC} + R_c\right) ||R_{load} + \frac{sL}{D'^2} + \frac{R_L + R_{on}}{D'^2}} - I_L\left(\frac{sL + R_L + R_{on}}{D'^2}||\left(\frac{1}{sC} + R_c\right)||R_{load}\right)$$

The plant transfer function $G_{vd}(s)$ of the converter is plotted using MATLAB as shown below.




Figure 8: control to output transfer function

The controller was designed for the worst case (9V input voltage and 1A output current) operating conditions. Given the above transfer function, the PWM gain and the output sensor transfer function, the uncompensated open-loop gain is:

$$T(s) = \frac{1}{V_m} G_{vd}(s) H_{sense}(s)$$

Bode plot of the uncompensated system is given in Figure 9 and the figure shows that the system is unstable.




Figure 9: Bode plot of the uncompensated open-loop transfer function

The controller was designed using SISOTOOL in MATLAB to achieve a phase margin above 45° and a crossover frequency below one-tenth of the switching frequency. Furthermore, the sampling frequency of the ADC was taken into consideration. A PID controller meeting the specifications was designed and the transfer function is given below:

$$Gc(s) = \frac{34.246(s^2 + 2976 s + 2.318 \times 10^6)}{s(s + 5.34 \times 10^5)}$$

The plots obtained from SISOTOOL, which includes the compensated system in Figure 10.




Figure 10: The results from SISOTOOL.

The controller achieves a phase margin of 57.5°, infinite DC gain and a crossover frequency of $1.08 \times 10^4 rad/s$, which is much less than the switching frequency of 150 kHz, but still it could provide a reasonably fast response.

Since we need a digital controller, a bilinear transformation of the compensator transfer function was obtained by using a sampling frequency of 250 kHz as shown below:

$$Gc = \frac{34.246(z^2 - 1.995 z + 0.9951)}{(z - 1)(z - 0.1181)}$$

Upon taking the inverse transform, the resulting compensator in the time domain is:

$$d(t+1) = 1.1181d(t) - 0.1181d(t-1) + 34.246(e(t) - 1.995e(t-1) + 0.9951e(t-2))$$

3) Experimental and Simulation Test Results

The discrete controller was tested by using a code in MATLAB with PLECS block-set and Figure 11 given bellow shows the block diagram used for testing the controller.




Figure 11: The block used for testing the discrete controller.

In addition, the variation of phase margin of the controller with the supply/input voltage and the output load is given in Figure 12. The figure shows that the controller meet the specification under all conditions.




Figure 12: variation of the phase-margin with input voltage and load

Based on the above compensator, the full closed-loop system is tested in simulation. The system is tested with a load step response having the following characteristic:




Figure 13: load step for controller test

Here, t_{step} is a step time that is designed to be longer than the settling time, and t_{rep} is a given step repetition time ($t_{rep} = \frac{1}{50Hz} = 20ms$).

To achieve the above response the resistor varied from:

$$R_1 = \frac{V_o}{I_{out}} = \frac{32V}{0.5A} = 64\Omega$$

$$R_2 = \frac{V_o}{I_{out}} = \frac{32V}{1A} = 32\Omega$$

and back.

Testing with such a step in simulation using the Simulink model given in Figure 11, one obtains the following result:




Figure 14: Load step response of the closed loop system

The voltage overshoot is up to 32.42V, and undershoot is down to 31.67V, for a steady-state voltage of 32V. This is within the range requirements (29.5V-34.6V), so this controller meets the specification.

Figure 15 shows experimental load step response of the controller from 160Ω (0.2 A) to 80Ω (0.4A) using the electronic load. The output voltage settles to the controlled value within 3ms. The sharp falling edge of the transient response of the above plot shows that the impact of the equivalent series resistance on the response of the controller is significant. Deviation of the voltage from the controlled value is limited to approximately 700mV.




Figure 15: Experimental result for load step 160Ω to 180Ω .

Please note that unfortunately, we were unable to plot the controller response for the resistance step of 80Ω to 160Ω on the same plot as the above, since our gate driver for the load step is not functioning properly.

For a resistance step of 160Ω to 32Ω the result shown in Figure 16 was obtained. The result shows that there is a significant delay in the transient response of the controller. As it can be clearly seen from the figure there are spikes/noises. These can be potentially due to the Electromagnetic interference during probing (since the controller is clearly not responding to these changes although they are within the sensor bandwidth).




Figure 16: Experimental result for load step 60Ω to 32Ω

Remark and Conclusion

A reasonably fully operational converter with a digital controller was successfully designed. However, there were challenges in the process of designing both the hardware and software components. The list of issues raised during the project are given below:

- 1) Ringing at the gate driver: this was a main issue particularly at the beginning of the project, the high-side MOSFET was damaged once. Initially we had 5Ω gate resistors, but due to ringing issues these values had to be increased to a gate resistance of 10Ω for the low-side switch and 30Ω for the high-side switch (the inductance of the bootstrapping capacitor might have increased the ringing for the high-side MOSFET). We used sockets for the MOSFETs and the inductance of the sockets might have contributed to the increased ringing.
- 2) *Issue with gate driver*: in this project about 3 different gate driver were damaged. Two gate drivers were destroyed during closed loop testing of the final digital controller.
- 3) *Short circuits*: there were many incidents of shorting in the circuit due to soldering issues and also failure of the MOSFETs.
- 4) Working with FPGA: implementing the designed controller in FPGA was a big challenge, in particular operation with signed numbers in FPGA caused many problems and it required a long and time consuming debugging of the code.
- **5)** *Soldering ADC and Buffer*: soldering these components required sharp soldering iron tip or hot air gun which were not easily accessible in the lab.



Figure 17: the designed boost converter

Reference

[1] Silicon Labs, "AN486: High-Side Bootstrap Design Using ISO Drivers in Power Delivery Systems". Available at: https://www.silabs.com/documents/public/application-notes/AN486.pdf

Appendix A

Small signal modelling of the designed boost converter

For $0 < t < d(t)T_s$:

$$v_L(t) = v_g(t) - i_L(t)R_L - i_L(t)R_{ON}$$

$$i_c(t) = -\frac{v_o(t)}{R}$$

$$i_a(t) = i_L(t)$$

For d (t) $T_s < t < T_s$:

$$v_L(t) = v_g(t) - i_L(t)R_L - i_L(t)R_{ON} - v_o(t)$$

$$i_c(t) = i_L(t) - \frac{v_o(t)}{R}$$

$$i_a(t) = i_L(t)$$

The averaged model is:

$$< v_L(t)> = d(t) \left(< v_g(t)> - < i_L(t)> R_L - < i_L(t)> R_{ON}\right) + d'(t) \left(< v_g(t)> - < i_L(t)> R_L - < i_L(t)> R_{ON} - < v_o(t)>\right)$$

$$< i_c(t) > = d(t) \left(- < \frac{v_o(t)}{R} > \right) + d'(t) \left(< i_L(t) > - < \frac{v_o(t)}{R} > \right)$$

$$\langle i_a(t) \rangle = \langle i_L(t) \rangle$$

Perturbing and linearizing these equations:

$$L\frac{I_L+\widehat{\iota_L}}{dt} = \left(D+\widehat{d}\right)\left(V_g+\widehat{v_g}-(I_L+\widehat{\iota_L})R_L-(I_L+\widehat{\iota_L})R_{ON}\right) + \left(D-\widehat{d}\right)\left(V_g+\widehat{v_g}-(I_L+\widehat{\iota_L})R_L-(I_L+\widehat{\iota_L})R_{ON}-\left(V_g+\widehat{v_g}\right)\right)$$

$$C\frac{V_o + \widehat{v_o}}{dt} = \left(D + \hat{d}\right) \left(-\frac{V_o + \widehat{v_o}}{R}\right) + \left(D - \hat{d}\right) \left((I_L + \widehat{\iota_L}) - \frac{V_o + \widehat{v_o}}{R}\right)$$


$$I_a + \widehat{\iota}_a = I_L + \widehat{\iota}_L$$

Removing the DC components and 2nd order terms, one obtains the AC small-signal dynamics:

$$L\frac{\widehat{\iota_L}}{dt} = \widehat{v_g} + \widehat{\iota_L}(R_L + R_{ON}) - D'\widehat{v_o} + V_O\hat{d}$$

$$\begin{split} C \, \frac{\widehat{v_o}}{dt} &= -\hat{d} I_L + D' \, \widehat{\iota_L} - \frac{\widehat{v_o}}{R} \\ \widehat{\iota_q} &= \, \widehat{\iota_L} \end{split}$$

Upon taking the Laplace transforms, the equivalent circuit models are:



Setting all other perturbation set to zero, and solving for $G_{vd}(s) = \frac{\widehat{v_o}}{\widehat{d}}$, the transfer function becomes:

$$G_{vd}(s) = \frac{\frac{1}{sC}||R\left(\frac{V_o}{D'}\right)}{\frac{1}{sC}||R + \frac{sL}{D'^2} + \frac{R + R_{on}}{D'^2}} - I_L\left(\frac{sL}{D'^2} + \frac{R + R_{on}}{D'^2}\right)||\frac{1}{sC}||R$$

The control to output transfer function of the system including the equivalent series resistance of the output capacitor is given below.

$$G_{vd} = \frac{\left(\frac{1}{sC} + R_{ESR}\right) ||R\left(\frac{V_o}{D'}\right)}{\left(\frac{1}{sC} + R_{ESR}\right) ||R + \frac{sL}{D'^2} + \frac{R + R_{on}}{D'^2}} - I_L\left(\frac{sL}{D'^2} + \frac{R + R_{on}}{D'^2}\right) ||\left(\frac{1}{sC} + R_{ESR}\right)||R$$

Appendix B: input Voltage Sensing

Similar to the output voltage, the input voltage sensor also has the same configuration with the low pass filter. The DC gain is:

$$K_{sense} = \frac{R_9}{R_9 + R_{10}}$$

With the input voltage being at most 14V, this voltage must be stepped down to the level of the ADC. Because a signed value is not needed for the input voltage to indicate deviation away from a mid-

range value (i.e. it is not used in the linear control loop as an error), it suffices to just step down the maximum voltage to 5V. Hence, the DC gain is:

$$K_{sense} = \frac{R_9}{R_9 + R_{10}} = \frac{5V}{14V}$$

To design this, the resistors chosen are then $R_9=50k\Omega$ and $R_{10}=100k\Omega$, approximately achieving this ratio.

The pole for the filter is still the same form:

$$\omega_{sense} = \frac{1}{C_1(R_9||R_{10})}$$

This time, however, the pole must only be placed so that the signal being sampled by the ADC is not aliased as a result of the sampling. Based on a sampling rate of $f_{samp} = 250kHz$, the Nyquist frequency is $f_{Ny} = 125kHz$. The signal must be significantly attenuated at this frequency to avoid aliasing and remove high frequency, so the pole is placed at a significantly lower. Choosing a low pole frequency of $f_{sense} = 5kHz$ based on the components available, a suitable capacitance of:

$$C_1 = \frac{1}{2\pi (R_9||R_{10})}$$
$$= 1nF$$

can be used.

Appendix C:

Code used for testing the converter.

```
1
    //MAIN
    module DPWM (
        input [17:0] SW
                                 // Selection Bits
     //, input [RESOLUTION-1:0] SW // Value Bits
        input [3:0] KEY
       input CLOCK_50
8
        inout [35:0] GPIO 0
        output [35:0] GPIO_1
         output [3:0] LEDG
11
         output [17:0] LEDR
12
13
14
15
    wire adc CLK;
16
    pll DPWM_PLL (
17
         .inclk0 (CLOCK 50),
18
19
         .cl(adc_CLK),
20
   );
21
22
23
    wire [15:0] add output;
    spi ad7324(
24
        .DOUT(GPIO_0[1]),
25
26
         .CLK_IN (adc_CLK) ,
27
         .R(KEY[3])
28
        . HOLD (CLK1MHz)
29
        .READ_ALL(1'b0),
30
         .DIN(GPIO 0[7]),
31
32
         .CS(GPIO 0[5]),
         .CLK_OUT(GPIO_0[3]),
33
34
         .DATA READ (adc output)
35
   );
36
    //assign LEDR[15:0] = adc output;
38
    reg [9:0] maxcount;
    always@ (*)
40
        case (SW[3:0])
41
            4'b0000: maxcount=10'b1111101000;//1000 and freq = 50khz
42
            4'b0001: maxcount=10'b1100000001;//769 and freq = 65khz
43
            4'b0010: maxcount=10'b1001110001;//625 and freq = 80khz
44
             4'b0011: maxcount=10'b1000001110;//526 and freq = 95khz
45
             4'b0101: maxcount=10'b0110010000;//400 and freq = 125khz
             4'b0110: maxcount=10'b0101100101;//357 and freq = 140khz
47
48
            4'b1011: maxcount=10'b0101001110;//334 and freq =
            150khz
49
             4'b0111: maxcount=10'b0101000010;//322 and freq = 155khz
50
             4'b1000: maxcount=10'b0100100110;//294 and freq = 170khz
             4'b1001: maxcount=10'b0100001110;//270 and freq = 185khz
51
             4'b1010: maxcount=10'b0011111010;//250 and freq = 200khz
5.3
             default: maxcount=10'b11111101000;
54
         endcase
55
56
    wire S1, S2;
58
59
    assigm GPIO 0[32] = S1;
60
61
    assigm GPIO_0[34] = S2;
62
63
    wire CLK1MHz;
65
    //clock divider for the ADC input
```

```
66 clk divider GET 1MHz(
     .clk(adc CLK),
68
     .reset(0),
 69
     .clk out(CLK1MHz)
 71
 72
    wire CLK10kHz;
 73
     //clock divider for the ADC input
     clk_divider_10kHz GET_10kHz(
 74
 75
    .clk(CLK1MHz),
 76
    .reset(0),
     .clk_out(CLK10kHz)
    );
 78
 79
 80
     assigm GPIO_1[32] = CLK10kHz;
81
82
 83
8.4
85
     //Soft start
86
     reg [7:0]Duty_Cycle;
87
     //The following code pertains to the Controller
88
     reg [1:0]identifier;
8.9
     reg [11:0] Temp, Vin, Iin;
     reg signed [59:0] Vout;
 90
     reg [59:0]controller DC;
 91
92
     reg signed[59:0]V_ref;
 93
     reg signed [59:0] V error, V error1, V error2;
94
95
     reg signed [59:0]out_DC, DClk;
96
97
98
     always@ (posedge CLK10kHz)
99
     begin
          identifier <= adc_output[14:13];
          V ref <= $signed(60'b001111100);
101
                                            // dropped the last 4 bits from 60'b00101101001101
         Vout <= $signed(adc_output[12:4]);</pre>
102
103
104
        if(identifier==2'b00)
105
106
107
        //2 controllers were developed, as shown below. Only Type 2 was ultimately selected
108
        //Using TYPE 2 CONTROLLER (PI)
109
        begin
110
             V error = (V ref - Vout); //255 ADC gain
111
112
113
             if (SW[17]==1) begin
                out_DC =60'b00111111100*255;
114
115
              end
116
              else begin
117
                 out_DC = (DC1k*524288 + 16811*V_error);
118
                  out_DC = out_DC>>>19; //dividing by 524288
119
                  if (out DC > 60'b01011010001011011) begin
                      out_DC =60'b0011111100*255; //since it will end up beign devided
120
121
                  end
                  DClk = out_DC;
122
123
124
              end
125
         end
126
127
         //TYPE 1 CONTROLLER (PID)
128
         /* begin
129
130
             Vout <= 0; //Vout <= adc output[11:3];
131
             V_error = (V_ref - Vout); //255 ADC gain
```

```
controller DC = 334*((11181*DC1k) - (1181*DC2k) +
              ((100000*V error)-(199500*V error1)+(99510*V error2))); //334 DPWM gain
133
134
              //Setting History terms
              if (controller_DC > 60'bl11110000000110011111010000) begin //the value of
135
              controller DC should not exceed (130050000) or 111110000000110011111010000
136
137
               controller DC = 60'b1;//60'b111110000000110011111010000
138
139
               DC2k <=DC1k;
140
               DClk <=controller DC;
               V_error2 <=V_error1;</pre>
141
               V_errorl <=V_error;
142
143
144
              end
145
              else begin
146
              DC2k <=DC1k;
147
148
              DC1k <=controller DC;
              V_error2 <=V_error1;
V_error1 <=V_error;</pre>
149
150
151
          end */
152
153
154
155
156
          end // identifier for cases 2'b01, 2'b10 and 2'b11
157
158
159
160
          wire [59:0] quotient; //Value of quotient should not exceed 255
161
162
          division (out DC, 60'b011111111, quotient);//dividing by 255
163
164
165
       //here assign quotient[9:0] to duty Cycle
166
      gating (.CLK_50(CLOCK_50), .DutyCycle(quotient[7:0]), .maxcount(10'b0101001110), .reset
       (KEY[0]),.SET(KEY[1]), .S1(S1), .S2(S2));
167
168
169
      endmodule
170
171
172
173
     module gating(CLK_50, DutyCycle, maxcount, reset, SET, S1, S2);
174
175
        input [9:0]DutyCycle, maxcount;
176
        input reset, SET, CLK_50;
177
        output S1, S2;
178
        reg [9:0] counter;//is this initalized to zero by default???
        reg C_1, C_2; //temporary variables
179
180
          always @(posedge CLK_50, negedge reset)
181
          begin
             if (!reset)
182
183
                  begin
184
                       C_1 \le 0;
185
                         2<=0;
                       counter = 10'b0;
186
187
                   end
188
              else if(!SET)
189
                  begin
                       C_1<=0;
190
                       C_2 <= 0;
191
192
                   end
193
              else
194
```

```
195
                            if (counter < maxcount) // at every 0.5 seconds, activate
196
                                counter = counter + 1;
197
                            else
198
                                counter = 0;
                    //the duty cycle adjusted based on the switch input
199
200
                    if (counter > DutyCycle)
201
                        begin
202
                           C 2<=1'b0;
203
                            C_1 <= 1'b1;
204
                        end
205
                    else
206
                        begin
                              _1<=1'b0;
207
208
                            C_2 \le 1'b1;
209
210
211
                    end
212
213
           end
214
215
     wire bit_valuel, bit_value2;
216
217
     shiftn forDT1(3'bl10, C 1, CLK 50, bit value1);
shiftn forDT2(3'bl10, C_2, CLK_50, bit_value2);
218
219
220
     assigm S2 = bit_valuel && C_1;
assigm S1 = bit_value2 && C_2;
221
222
223
224
     endmodule
225
226
227
     module shiftn (binary, w, Clock, bit_value);
228
229
      input [2:0]binary;
230
     integer n;
231
     always@ (binary)
232
          case (binary)
233
234
               3'b001: n=0;
               3'b010: n=1;
235
               3'b011: n=2;
236
237
               3'b100: n=3;
               3'b101: n=4;
238
239
               3'b110: n=5;
240
               default: n=0;
241
          endcase
242
243
     input w, Clock;
244
245
     reg [5:0]Q;
246
247
      integer k;
248
     output reg bit value;
249
      always @(posedge Clock)
250
               begin
251
                    for (k = 0; k < 5; k = k+1)
252
                        Q[k] \le Q[k+1];
253
254
                    Q[n] <= w;
255
                   bit value \leq= Q[0];
               end
256
257
     endmodule
258
259
260 module DutyCylceConverter (SW_value, clk2, frequency, duty);
```

```
261
       input clk2;
262
       input [3:0] frequency;
263
       input [7:0] SW value;
264
       output reg [9:0] duty;
265
266
       always@ (*)
267
            case (frequency)
268
                  4'b0000: duty = SW value*8'b0000 0100;//1000 and freq = 50khz
269
                 4'b0001: duty = SW_value*8'b0000_0100;//769 and freq = 65khz
4'b0010: duty = SW_value*8'b0000_0100;//625 and freq = 80khz
4'b0011: duty = SW_value*8'b0000_0100;//526 and freq = 95khz
270
271
272
                 4'b0100: duty = SW_value*8'b0000_0010;//455 and freq = 110khz
4'b0101: duty = SW_value*8'b0000_0010;//400 and freq = 125khz
4'b0110: duty = SW_value*8'b0000_0010;//357 and freq = 140khz
273
274
275
                 4'b0111: duty = SW_value*8'b0000_0010;//322 and freq = 155khz
4'b1000: duty = SW_value*8'b0000_0010;//294 and freq = 170khz
4'b1001: duty = SW_value*8'b0000_0010; //270 and freq = 185khz
4'b1010: duty = SW_value*8'b0000_0001; //250 and freq = 200khz, whe should not
276
277
278
279
                 go beyond 250!!!!!!!!!
280
281
                  default: duty = SW value*8'b0000 0100;
282
             endcase
283
       endmodule
284
285
286
       module deadtime_generator #(parameter RESOLUTION = 12)
287
       ( input wire hf_clock
288
             input wire [RESOLUTION-1:0] hs_deadtime
289
             input wire [RESOLUTION-1:0] ls_deadtime
290
            input wire HPWM
291
            input wire LPWM
292
            input wire reset
293
294
            output wire pwm
295
            output wire cpwm
296
297
       //WIRES
298
299
       wire [RESOLUTION-1:0] hs dt counter;
       wire [RESOLUTION-1:0] ls_dt_counter;
300
       wire deadtime_hs_mask = hs_dt_counter >= hs_deadtime;
301
       wire deadtime_ls_mask = ls_dt_counter >= ls_deadtime;
302
303
304
       positive counter # ( .WIDTH (RESOLUTION) ) HS DT CTR (
305
            .clk(hf clock),
306
             .reset(~HPWM | reset),
307
             .enable(1'bl),
308
             .count(hs_dt_counter)
309
       );
310
311
       positive counter #( .WIDTH(RESOLUTION) ) LS DT CTR (
312
            .clk(hf clock),
313
             .reset(~LPWM | reset),
             .enable(1'bl),
314
315
             .count(ls_dt_counter)
       );
316
317
318
       assign pwm = (HPWM & deadtime_hs_mask) & (~reset);
       assign cpwm = (LPWM & deadtime_ls_mask) & (~reset);
319
320
321
       endmodule
322
323
324
       Reference://http://werilogcodes.blogspot.ca/2015/11/synthesisable-verilog-code-for-divisi
```

```
on html
326
     module division(A, B, Res);
327
      //the size of input and output ports of the division module is generic.
         parameter WIDTH = 40;
328
329
          //input and output ports.
330
         input [WIDTH-1:0] A;
331
         input [WIDTH-1:0] B;
332
         output [WIDTH-1:0] Res;
333
          //internal variables
334
         reg signed [WIDTH-1:0] Res = 0;
335
         reg signed [WIDTH-1:0] al,bl;
336
          reg sigmed [WIDTH:0] pl;
337
         integer i;
338
339
          always@ (A or B)
340
         begin
341
              //initialize the variables.
342
             al = A;
             b1 = B;
343
             p1 = 0;
344
345
              for(i=0;i < WIDTH;i=i+1)</pre>
                                        begin //start the for loop
346
                  p1 = {p1[WIDTH-2:0],a1[WIDTH-1]};
                  a1[WIDTH-1:1] = a1[WIDTH-2:0];
347
348
                  pl = pl-bl;
                  if (p1[WIDTH-1] == 1)
349
                                        begin
350
                      al[0] = 0;
351
                     pl = pl + bl;
352
                  else
353
                      al[0] = 1;
354
              end
355
             Res = al;
356
          end
357
358
     endmodule
359
360
361
    module input sanitizer #( parameter RESOLUTION = 12 ) (
          input wire [RESOLUTION-1:0] dc
362
363
          input wire [RESOLUTION-1:0] fs
         input wire [RESOLUTION-1:0] dt1
364
365
         input wire [RESOLUTION-1:0] dt2
366
          output wire [RESOLUTION-1:0] san_dc
367
         output wire [RESOLUTION-1:0] san fs
368
369
          output wire [RESOLUTION-1:0] san_dtl
370
          output wire [RESOLUTION-1:0] san_dt2
371
     );
372
373
     // WIRES
374
     wire [RESOLUTION-1:0] fs_inv;
375
376
     // MAIN CODE
377
    // Frequency Select Sanitization
378
379
     assign fs_inv = {RESOLUTION{1'b1}} - fs;
     assign san_fs = (fs_inv < 2) ? 2 : fs_inv;
380
381
382
     // Duty Cycle Sanitization
     assign san_dc = (dc > san_fs) ? san_fs : dc;
383
384
385
     // Deadtimel Sanitization
386
     assign san dtl = (dtl > san dc) ? san dc : dtl;
387
388
     // Deadtime2 Sanitization
389
    assign san dt2 = (dt2 > (san fs - san dc)) ? (san fs - san dc) : dt2;
```

```
390
391
      endmodule
392
393
394
     module clk_divider #(parameter WIDTH = 5, parameter N = 20) (
395
     input clk,
396
     input reset,
397
     output clk out);
398
399
400
     //input clk;
401
     //input reset;
402
     //output clk_out;
403
404
     reg [WIDTH-1:0] pos count, neg count;
     wire [WIDTH-1:0] r nxt;
405
406
407
      always @(posedge clk)
408
      if (reset)
      pos_count <=0;
409
410
       else if (pos_count ==N-1) pos_count <= 0;
411
       else pos_count <= pos_count +1;
412
413
      always @(negedge clk)
414
      if (reset)
415
      neg_count <=0;</pre>
416
417
418
       else if (neg count ==N-1) neg count <= 0;
419
420
      else neg_count <= neg_count +1;
421
422
     assign clk out = ((pos count > (N>>1)) | (neg count > (N>>1)));
423
424
     endmodule
425
426
     module clk divider 10kHz #(parameter WIDTH = 7, parameter N = 100) (
427
     input clk,
428
     input reset,
429
     output clk_out);
430
431
432
     //input clk;
     //input reset;
433
434
     //output clk_out;
435
     reg [WIDTH-1:0] pos_count, neg_count;
436
437
     wire [WIDTH-1:0] r_nxt;
438
439
      always @(posedge clk)
440
      if (reset)
      pos_count <=0;
441
       else if (pos_count ==N-1) pos_count <= 0;</pre>
442
443
       else pos count <= pos count +1;
444
445
       always @(negedge clk)
      if (reset)
446
447
448
       neg count <=0;
449
450
       else if (neg_count ==N-1) neg_count <= 0;
451
452
      else neg_count<= neg_count +1;</pre>
453
454
     assign clk_out = ((pos_count > (N>>1)) | (neg_count > (N>>1)));
455
```

```
456
      endmodule
457
458
      module clk_divider_100Hz #(parameter WIDTH = 19, parameter N = 500000) (
459
     input clk,
460
     input reset,
461
     output clk_out);
462
463
464
     //input clk;
465
     //input reset;
466
     //output clk out;
467
468
    reg [WIDTH-1:0] pos_count, neg_count;
469
     wire [WIDTH-1:0] r nxt;
470
471
      always @(posedge clk)
472
      if (reset)
473
      pos_count <=0;
474
       else if (pos count ==N-1) pos count <= 0;
475
      else pos count <= pos count +1;
476
477
      always @(negedge clk)
478
      if (reset)
479
480
      neg_count <=0;
481
482
      else if (neg count ==N-1) neg count <= 0;
483
484
      else neg count <= neg count +1;
485
486
     assign clk out = ((pos count > (N>>1)) | (neg count > (N>>1)));
487
488
     endmodule
489
490
491
492
493
494
495
496
497
     module LCD_display(
                           // 50 MHz clock
// Pushbutton[0]
                         //
498
        input CLOCK_50,
499
        input [1:0] KEY,
500
       input [1:0] SW,
                              //Using 2 switches
        output [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7, // Seven Segment Digits
501
502
                    VinH, VinL, VoutH, VoutL, IoutH, IoutL, TempH, TempL,
       input [3:0]
503
        //output [1:0] LEDR, //
                                  LED Red
    // LCD Module 16X2
504
       output LCD ON,
                          // LCD Power ON/OFF
505
       output LCD_BLON,
                            // LCD Back Light ON/OFF
506
                          // LCD Read/Write Select, 0 = Write, 1 = Read
507
        output LCD RW,
       output LCD_EN,
                         // LCD Enable
508
                         // LCD Command/Data Select, 0 = Command, 1 = Data
509
        output LCD RS,
                              // LCD Data bus 8 bits
510
       inout [7:0] LCD DATA
511
512
     //Add reset button
513
     wire RST:
514
     assigm RST = ~KEY[0]; //KEY 0 for reset (key is normally high)
515
     // reset delay gives some time for peripherals to initialize
516
517
     wire DLY RST;
518
     Reset Delay r0(
                        .iCLK(CLOCK_50),.oRESET(DLY_RST) );
51.9
520
    // Send switches to red leds
521
    //assign LEDR = SW[1:0];
```

```
522
      // turn LCD ON
523
    assign LCD_ON
524
525
     assigm
              LCD BLON = 1'b1;
526
527
     //Take ADC input
     //OPTION1: 8 bits x 4 measurements
528
529
     //Will write to each output unit as hex character, not bit, so padded with 3 zeros at
     start
530
     /* reg [3:0] hex[31:0]; //32 output units, each a hex character
531
     wire [3:0] output[31:0];
    integer i, j;
532
533
     always@(*) begin
534
        for (i = 0; i < 3; i = i +1) begin
            hex[i][0]=VinL[i];
535
             for (j = 1; j < 3; j = j +1) begin
  hex[i][j]=1'b0;</pre>
536
537
538
              end
         end
539
540
      end
541
     assign output=hex; */
542
543
     wire [3:0] hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
544
     //OPTION2: 2 hex x 4 measurement (+names)
     assign hex0 = VinL; assign hex1 = VinH; assign hex2 = VoutL; assign hex3 = VoutH; assign
545
      hex4 = IoutL;
546
    assign hex5 = IoutH; assign hex6 = TempL; assign hex7 = TempH;
547
548
     LCD Display ul (
549
     // Host Side
       .iCLK 50MHZ (CLOCK 50),
550
551
         .iRST_N(DLY_RST),
552
        .hex0(hex0),.hex1(hex1),.hex2(hex2),.hex3(hex3),
         .hex4 (hex4) , .hex5 (hex5) , .hex6 (hex6) , .hex7 (hex7) ,
553
     // LCD Side
554
      .DATA_BUS(LCD_DATA),
555
         .LCD_RW (LCD_RW) ,
556
557
         .LCD E (LCD EN) ,
558
        .LCD RS (LCD RS)
559
     );
560
561
     // blank unused 7-segment digits
562
     assign HEX0 = 7'blll_lll1; assign HEX1 = 7'blll_lll1; assign HEX2 = 7'blll_lll1; assign HEX3 = 7'blll_lll1; assign HEX4 = 7'blll_lll1; assign HEX5 = 7'blll_lll1;
563
564
     assign HEX6 = 7'bll1_lll1; assign HEX7 = 7'bll1_lll1;
565
566
567
     endmodule
568
     `ifndef CUSTOM LCD DISPLAY STRING
569
570
    module LCD_display_string(index,out,hex0,hex1,hex2, hex3, hex4, hex5, hex6, hex7);
     input [4:0] index;
571
572
     input [3:0] hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
573
     output [7:0] out;
574
     reg [7:0] out;
575
     // ASCII hex values for LCD Display
576
     // Enter Live Hex Data Values from hardware here
577
     // LCD DISPLAYS THE FOLLOWING:
578
579
     //| Vin=hh Vout=hh
     //| Iout=hh Temp=hh
580
581
582
583
                                  ASCII HEX TABLE
     -- Hex
584
                                     Low Hex Digit
     -- Value 0 1 2 3 4 5 6 7 8 9 A B C D E F
```

```
586
     _____
587
    --i 3 | 0 1 2 3 4 5 6 7 8 9
588
    --g 4 | @ A B C D E F G H I J K L M N O --h 5 | P Q R S T U V W X Y Z [ \ ] ^ _ -- 6 | ` a b c d e f g h i j k 1 m n o -- 7 | p q r s t u v w x y z { | } ~ DEL
589
590
591
592
593
     -- Example "A" is row 4 column 1, so hex value is 8'h41"
594
     -- *see LCD Controller's Datasheet for other graphics characters available
595
596
597
     // Line 1
598
      always
599
600
        case (index)
         5'h00: out <= 8'h56;
601
        5'h01: out <= 8'h69;
602
603
        5'h02: out <= 8'h6E;
        5'h03: out <= 8'h3D;
604
605
         5'h04: out <= {4'h0,hex1};
        5'h05: out <= {4'h0,hex0};
606
        5'h06: out <= 8'h56;
607
608
         5'h07: out <= 8'h6F;
        5'h08: out <= 8'h75;
609
        5'h09: out <= 8'h74;
61.0
         5'h0A: out <= 8'h3D;
611
     5'h0B: out <= {4'h0,hex3};
5'h0C: out <= {4'h0,hex2};
612
61.3
614
    // Line 2
     5'h10: out <= 8'h49;
615
         5'hll: out <= 8'h6F;
616
617
         5'h12: out <= 8'h75;
618
        5'h13: out <= 8'h74;
         5'h14: out <= 8'h3D;
619
         5'h15: out <= {4'h0,hex5};
620
621
        5'h16: out <= {4'h0,hex4};
         5'h17: out <= 8'h54;
622
623
         5'h18: out <= 8'h65;
624
         5'h19: out <= 8'h6D;
         5'hlA: out <= 8'h70;
625
626
         5'h1B: out <= 8'h3D;
627
        5'h1C: out <= {4'h0,hex7};
         5'hlD: out <= {4'h0,hex6};
628
629
        default: out <= 8'h20;</pre>
630
         endcase
    endmodule
631
632
633
     `endif
634
635
636
637
638
     module
             Reset_Delay(iCLK,oRESET);
               iCLK;
oRESET;
639
     input
     output reg
640
641
     reg
           [19:0]
                     Cont;
642
643
     always@(posedge iCLK)
644
     begin
        if(Cont!=20'hFFFFF)
645
646
         begin
             Cont <= Cont+1'b1;
oRESET <= 1'b0;</pre>
647
648
         end
649
650
         else
651
         oRESET <= 1'b1;
```

- 652 **end** 653 654 **endmodule** 655