

## Report-Lab05

### 1. Detailed description of the implementation

#### a. Adder.v

```
3  module Adder(  
4      input  [32-1:0] src1_i,  
5      input  [32-1:0] src2_i,  
6      output [32-1:0] sum_o  
7  );
```

```
9  /* Write your code HERE */  
10  
11  assign sum_o=src1_i+src2_i;  
12  
13  endmodule
```

In this section, we change the type of *sum\_o*, we cancel the type of reg. Then, we just do the addition of source 1 and source 2 and get the value of the summation.

#### b. ALU\_Ctrl.v

```
8  /* Write your code HERE */  
9  
10 always @(*) begin  
11     case(ALUOp)  
12         //R-type: add sub and or xor slt  
13         2'b10:begin  
14             if(instr==4'b0000) begin //add  
15                 ALU_Ctrl_o=4'b0010;  
16             end  
17             else if(instr==4'b1000) begin //sub  
18                 ALU_Ctrl_o=4'b0110;  
19             end  
20             else if(instr==4'b0111) begin //and  
21                 ALU_Ctrl_o=4'b0000;  
22             end  
23             else if(instr==4'b0110) begin //or  
24                 ALU_Ctrl_o=4'b0001;  
25             end  
26             else if(instr==4'b0100) begin //xor  
27                 ALU_Ctrl_o=4'b0111;  
28             end  
29             else if(instr==4'b0010) begin //slt  
30                 ALU_Ctrl_o=4'b0011;  
31             end  
32         end
```

```
33         //addi nop slti slli  
34         2'b11:begin  
35             if(instr[2:0]==3'b000) begin //addi nop  
36                 ALU_Ctrl_o=4'b0010;  
37             end  
38             else if(instr[2:0]==3'b010) begin //slti  
39                 ALU_Ctrl_o=4'b0011;  
40             end  
41             else if(instr==4'b0001) begin //slli  
42                 ALU_Ctrl_o=4'b1100;  
43             end  
44         end  
45         //load store  
46         2'b00:begin  
47             ALU_Ctrl_o=4'b0010;  
48         end  
49         //beq  
50         2'b01:begin  
51             ALU_Ctrl_o=4'b0110;  
52         end  
53         //jal jalr  
54         default:ALU_Ctrl_o=4'bxxxx;  
55     endcase  
56 end  
57  
58 endmodule
```

In this section, we use *ALUOp* to identify what type of instruction is going to be executed. Then, we use *instr* to assure what operation is definitely to be executed. Finally, we decide the value of *ALU\_Ctrl\_o*. As the same in every lab, we also need the default condition that the value of *ALU\_Ctrl\_o* is xxxx.

### c. alu.v

```

12  /* Write your code HERE */
13
14  reg [32-1:0] set;
15
16  always @(*) begin
17      if(!rst_n) begin
18          result=0;
19          zero=0;
20      end
21      else begin
22          case(ALU_control)
23              4'b0010: begin //add
24                  result=src1+src2;
25              end
26              4'b0110: begin //sub
27                  result=src1-src2;
28              end
29              4'b0000: begin //and
30                  result=src1&src2;
31              end
32              4'b0001: begin //or
33                  result=src1|src2;
34              end
35              4'b0111: begin //xor
36                  result=src1^src2;
37              end
38              4'b0011: begin //slt
39                  set=src1<src2;
40                  if(set[31]==1) begin
41                      result=32'b00000000000000000000000000000001;
42                  end
43                  else begin
44                      result=32'b00000000000000000000000000000000;
45                  end
46              end
47              4'b1100: begin //sll
48                  result=src1<<src2;
49              end
50              default: begin
51                  result=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
52              end
53          endcase
54          zero=~(|result);
55      end
56  end
57
58  endmodule

```

In this section, we use *ALU\_control* to identify what operation is going to be executed with the corresponding operands.

### d. Decoder.v

```

21  /* Write your code HERE */
22
23  assign opcode=instr_i[6:0];
24  assign funct3=instr_i[14:12];
25
26  always @(*) begin
27      if(opcode==7'b0110011) begin //R-type 00001,00010
28          {RegWrite,Branch,Jump}=3'b100;
29          {MemRead,MemWrite}=2'b00;
30          {ALUSrc,MemtoReg}=2'b00;
31          ALUOp=2'b10;
32      end
33      else if(opcode==7'b0010011) begin //I-type general 00101,00011
34          {RegWrite,Branch,Jump}=3'b100;
35          {MemRead,MemWrite}=2'b00;
36          {ALUSrc,MemtoReg}=2'b10;
37          ALUOp=2'b11;
38      end
39      else if(opcode==7'b0000011) begin //load 00111,10000
40          {RegWrite,Branch,Jump}=3'b100;
41          {MemRead,MemWrite}=2'b10;
42          {ALUSrc,MemtoReg}=2'b11;
43          ALUOp=2'b00;
44      end
45      else if(opcode==7'b0100011) begin //store 00100,01000
46          {RegWrite,Branch,Jump}=3'b000;
47          {MemRead,MemWrite}=2'b01;
48          {ALUSrc,MemtoReg}=2'b10;
49          ALUOp=2'b00;
50      end
51      else if(opcode==7'b1100011) begin //branch 00000,00101
52          {RegWrite,Branch,Jump}=3'b010;
53          {MemRead,MemWrite}=2'b00;
54          {ALUSrc,MemtoReg}=2'b00;
55          ALUOp=2'b01;
56      end
57      else if(opcode==7'b1101111) begin //jal 01001,00000
58          {RegWrite,Branch,Jump}=3'b101;
59          {MemRead,MemWrite}=2'b00;
60          {ALUSrc,MemtoReg}=2'b00;
61          ALUOp=2'b00;
62      end
63      else if(opcode==7'b1100111) begin //jalr 10101,00000
64          {RegWrite,Branch,Jump}=3'b100;
65          {MemRead,MemWrite}=2'b00;
66          {ALUSrc,MemtoReg}=2'b10;
67          ALUOp=2'b00;
68      end
69      else begin
70          {RegWrite,Branch,Jump}=3'b000;
71          {MemRead,MemWrite}=2'b00;
72          {ALUSrc,MemtoReg}=2'b00;
73          ALUOp=2'bxx;
74      end
75  end
76
77  endmodule

```

In this section, we assign the value of *RegWrite*, *Branch*, *Jump*, *MemRead*, *MemWrite*, *ALUSrc*, *MemtoReg*, and *ALUOp* according to the datapath in the slide.

Signal\opcode	R-type	I-type	load	store	branch	jal	jalr	Default
RegWrite	1	1	1	0	0	1	1	0
Branch	0	0	0	0	1	0	0	0
Jump	0	0	0	0	0	1	0	0
MemRead	0	0	1	0	0	0	0	0
MemWrite	0	0	0	1	0	0	0	0
ALUSrc	0	1	1	1	0	0	1	0
MemtoReg	0	0	1	0	0	0	0	0
ALUOp	10	11	00	00	01	00	00	xx

e. ForwardingUnit.v

```

12  /* Write your code HERE */
13
14  always @(*) begin
15      //FoewardA
16      if(EXEMEM_RegWrite&&(EXEMEM_RD!=5'b00000)&&(EXEMEM_RD==IDEXE_RS1)) begin
17          ForwardA=2'b10;
18      end
19      else if(MEMWB_RegWrite&&(MEMWB_RD!=5'b00000)&&
20          ~(EXEMEM_RegWrite&&(EXEMEM_RD!=5'b00000)&&(EXEMEM_RD==IDEXE_RS1))&&
21          (MEMWB_RD==IDEXE_RS1)) begin
22          ForwardA=2'b01;
23      end
24      else begin
25          ForwardA=2'b00;
26      end
27      //ForwardB
28      if(EXEMEM_RegWrite&&(EXEMEM_RD!=5'b00000)&&(EXEMEM_RD==IDEXE_RS2)) begin
29          ForwardB=2'b10;
30      end
31      else if(MEMWB_RegWrite&&(MEMWB_RD!=5'b00000)&&
32          ~(EXEMEM_RegWrite&&(EXEMEM_RD!=5'b00000)&&(EXEMEM_RD==IDEXE_RS2))&&
33          (MEMWB_RD==IDEXE_RS2)) begin
34          ForwardB=2'b01;
35      end
36      else begin
37          ForwardB=2'b00;
38      end
39  end
40
41  endmodule

```

In this section, we deal with two MUXs, which is *ForwardA* and *ForwardB* respectively.

First, for *ForwardA*, we need to process three conditions. The first is at the part of MEM. We need to assure that *EXEMEM\_RegWrite* is not zero, and the value of *EXEMEM\_RD* is equal to that of *IDEXE\_RS1*. Then, the value of *ForwardA* is 10. The second condition is at the part of WB. There are some constraints in “if” more than that of the first condition. The former of the constraints is the negative part of that in the MEM part. Similarly, the value of

*EXEMEM\_RD* is equal to that of *IDEXE\_RS1*. Then, the value of *ForwardA* is 01. The other condition is default so that *ForwardA* is 00.

On the other hand, for *ForwardB*, we also need to process three conditions which are much similar to that of *ForwardA*. *IDEXE\_RS2* is used to replace *IDEXE\_RS1*.

f. Hazard\_detection.v

In this part, we have two conditions to process.

```

11  /* Write your code HERE */
12
13  always @(*) begin
14      if(IDEXE_memRead&&
15          ((IDEXE_regRd==IFID_regRs)|| (IDEXE_regRd==IFID_regRt))) begin
16          PC_write=0;
17          IFID_write=0;
18          control_output_select=1;
19      end
20      else begin
21          PC_write=1;
22          IFID_write=1;
23          control_output_select=0;
24      end
25  end
26
27  endmodule

```

The first is that *IDEXE\_memRead* is not zero and the condition that *IDEXE\_regRd* equaling to *IFID\_regRs* or *IFID\_regRt*. Then, *PC\_write* and *IFID\_write* are both 0 and *control\_output\_select* is 1. In this way, all the above actions are stopped.

The other condition is the counterpart. Hence, the value of above registers is contrary.

g. Imm\_Gen.v

```

8  /* Write your code HERE */
9
10 wire [7:1:0] opcode;
11 assign opcode=instr_i[6:0];
12
13 always @(*) begin
14     //I-type: addi, Load, JALR
15     if((opcode==7'b0010011)|| (opcode==7'b0000011)|| (opcode==7'b1100111)) begin
16         Imm_Gen_o={20{instr_i[31]},instr_i[31:20]};
17     end
18     //S-type: Store
19     else if (opcode==7'b0100011) begin
20         Imm_Gen_o={20{instr_i[31]},instr_i[31:25],instr_i[11:7]};
21     end
22     //B-type: Branch
23     else if (opcode==7'b1100011) begin
24         Imm_Gen_o={20{instr_i[31]},instr_i[7],instr_i[30:25],instr_i[11:8],1'b0};
25     end
26     //J-type: JAL
27     else if (opcode==7'b1101111) begin
28         Imm_Gen_o={12{instr_i[31]},instr_i[19:12],instr_i[20],instr_i[30:21],1'b0};
29     end
30 end
31
32 endmodule

```

At first, we process I-type, addi, load and jalr. We generate the value of *Imm\_Gen\_o* by

sign extension of the thirty first bit of *instr\_i* and the rest is the thirty first bit to the 20<sup>th</sup> bit of *instr\_i*.

Secondly, we process S-type, store. Similarly, we generated the value of *Imm\_Gen\_o* by sign extension of the thirty first bit of *instr\_i*, and the other two sections are the thirty first bit to the 25<sup>th</sup> bit of *instr\_i* and the eleventh bit to the seventh bit of *instr\_i*.

For the last two types, Branch and JAL, we do the similar things as the above. However, we need to plus '0' at the last bit of *Imm\_Gen\_o*, since we have to double the value. i.e. 010(2) -> 100(4)

h. MUX\_2to1.v

```
9  /* Write your code HERE */
10
11  always @(*) begin
12      data_o = (!select_i) ? data0_i : data1_i;
13  end
14
15  endmodule
```

In this section, *select\_i* is a controller to decide the value of *data\_o*. If *select\_i* is not zero, *data\_o* is *data0\_i*. otherwise, *data\_o* is *data1\_i*.

i. MUX\_3to1.v

```
10  /* Write your code HERE */
11
12  always @(*) begin
13      if(select_i == 2'b00) begin
14          data_o = data0_i;
15      end
16      else if(select_i == 2'b01) begin
17          data_o = data1_i;
18      end
19      else if(select_i == 2'b10) begin
20          data_o = data2_i;
21      end
22      else begin
23          end
24  end
25
26  endmodule
```

In this section, the code is similar to *MUX\_3to1.v*. Therefore, if *select\_i* is 00, *data\_o* is *data0\_i*. If *select\_i* is 01, *data\_o* is *data1\_i*. The last part, if *select\_i* is 10, *data\_o* is *data2\_i*.

j. Shift\_Left\_1.v

```
7    /* Write your code HERE */
8
9    assign data_o=data_i<<1;
10
11    endmodule
```

In this section, we just use the operand “<<” to let the bits of *data\_o* shift left for one bit.

k. IFID\_register.v

```
15    /* Write your code HERE */
16
17    always @(posedge clk_i) begin
18        if(!rst_i) begin
19            address_o<=32'b00000000000000000000000000000000;
20            instr_o<=32'b00000000000000000000000000000000;
21            pc_add4_o<=32'b00000000000000000000000000000000;
22        end
23        else if(!IFID_write) begin
24            end
25        else if(flush) begin
26            address_o<=32'b00000000000000000000000000000000;
27            instr_o<=32'b00000000000000000000000000000000;
28            pc_add4_o<=32'b00000000000000000000000000000000;
29        end
30        else begin
31            address_o<=address_i;
32            instr_o<=instr_i;
33            pc_add4_o<=pc_add4_i;
34        end
35    end
36
37    endmodule
```

In this section, we process the four conditions. First, if *rst\_i* is 0, which means we need to reset. Hence, the values are all 32-bit 0. Secondly, if the value of *IFID\_write* is 0, which means we don't need to write anything. Hence, we do nothing. Third, if the value of *flush* is 1, we also let all the values are 32-bit 0. The last, the value of *address\_o* is *address\_i*. The value of *instr\_o* is *instr\_i*. The value of *pc\_add4\_o* is *pc\_add4\_i*.

## 1. IDEXE\_register.v

```

27  /* Write your code HERE */
28
29  always @(posedge clk_i) begin
30      if(!rst_i) begin
31          instr_o<=32'b00000000000000000000000000000000;
32          WB_o<=3'b000;
33          Mem_o<=2'b00;
34          Exe_o<=3'b000;
35          data1_o<=32'b00000000000000000000000000000000;
36          data2_o<=32'b00000000000000000000000000000000;
37          immgen_o<=32'b00000000000000000000000000000000;
38          alu_ctrl_input<=4'b0000;
39          WBreg_o<=5'b00000;
40          pc_add4_o<=32'b00000000000000000000000000000000;
41      end
42      else begin
43          instr_o<=instr_i;
44          WB_o<=WB_i;
45          Mem_o<=Mem_i;
46          Exe_o<=Exe_i;
47          data1_o<=data1_i;
48          data2_o<=data2_i;
49          immgen_o<=immgen_i;
50          alu_ctrl_input<=alu_ctrl_instr;
51          WBreg_o<=WBreg_i;
52          pc_add4_o<=pc_add4_i;
53      end
54  end
55
56  endmodule

```

In this section, if the value of *rst\_i* is 0, we reset all the values of the above parameters to be 0. On the other hand, the value of the parameters which are output is given by the corresponding parameters which are input.

## m. EXEMEM\_register.v

```

23  /* Write your code HERE */
24
25  always @(posedge clk_i) begin
26      if(!rst_i) begin
27          instr_o<=32'b00000000000000000000000000000000;
28          WB_o<=3'b000;
29          Mem_o<=2'b00;
30          zero_o<=1'b0;
31          alu_ans_o<=32'b00000000000000000000000000000000;
32          rtdata_o<=32'b00000000000000000000000000000000;
33          WBreg_o<=5'b00000;
34          pc_add4_o<=32'b00000000000000000000000000000000;
35      end
36      else begin
37          instr_o<=instr_i;
38          WB_o<=WB_i;
39          Mem_o<=Mem_i;
40          zero_o<=zero_i;
41          alu_ans_o<=alu_ans_i;
42          rtdata_o<=rtdata_i;
43          WBreg_o<=WBreg_i;
44          pc_add4_o<=pc_add4_i;
45      end
46  end
47
48  endmodule

```

In the section, we do the similar things to that of the last section.

n. MEMWB\_register.v

```

17  /* Write your code HERE */
18
19  always @(posedge clk_i) begin
20      if(!rst_i) begin
21          WB_o<=3'b000;
22          DM_o<=32'b00000000000000000000000000000000;
23          alu_ans_o<=32'b00000000000000000000000000000000;
24          WBreg_o<=5'b00000;
25          pc_add4_o<=32'b00000000000000000000000000000000;
26      end
27      else begin
28          WB_o<=WB_i;
29          DM_o<=DM_i;
30          alu_ans_o<=alu_ans_i;
31          WBreg_o<=WBreg_i;
32          pc_add4_o<=pc_add4_i;
33      end
34  end
35
36  endmodule

```

In this section, we also do the similar things to that of the last two sections.

o. Pipeline\_CPU.v

```

43  wire [31:0] IFID_Instr;

```

At first, we add a new parameter named IFID\_Instr.

```

86  // IF
87  MUX_2to1 MUX_PCSrc(
88      .data0_i(PC_Add4),
89      .data1_i(PC_Add_Immediate),
90      .select_i(MUXPCSrc),
91      .data_o(PC_i)
92  );
93
94  ProgramCounter PC(
95      .clk_i(clk_i),
96      .rst_i(rst_i),
97      .PCWrite(PC_write),
98      .pc_i(PC_i),
99      .pc_o(PC_o)
100  );
101
102  Adder PC_plus_4_Adder(
103      .src1_i(PC_o),
104      .src2_i(32'b00000000000000000000000000000000100),
105      .sum_o(PC_Add4)
106  );
107
108  Instr_Memory IM(
109      .addr_i(PC_o),
110      .instr_o(IFID_Instr)
111  );

```

In Adder, we do the operation of PC+4. Hence, the value of src2\_i is 4.



```

112
113 IFID_register IFtoID(
114     .clk_i(clk_i),
115     .rst_i(rst_i),
116     .address_i(PC_o),
117     .instr_i(IFID_Instr),
118     .pc_add4_i(PC_Add4),
119     .IFID_write(IFID_Write),
120     .flush(IFID_Flush),
121     .address_o(IFID_PC_o),
122     .instr_o(IFID_Instr_o),
123     .pc_add4_o(IFID_PC_Add4_o)
124 );
125
126 // ID
127
128 assign Branch_zero=(RSdata_o!=RTdata_o)?1'b0:1'b1;
129 assign MUXPCSrc=Jump|(Branch&Branch_zero);
130 assign IFID_Flush=MUXPCSrc;

```

In this section, we initialize the value of Branch\_zero, MUXPCSrc and IFID\_Flush.

```

132 Hazard_detection Hazard_detection_obj(
133     .IFID_regRs(IFID_Instr_o[19:15]),
134     .IFID_regRt(IFID_Instr_o[24:20]),
135     .IDEXE_regRd(IDEXE_Instr_11_7_o),
136     .IDEXE_memRead(IDEXE_Mem_o[1]),
137     .PC_write(PC_write),
138     .IFID_write(IFID_Write),
139     .control_output_select(MUXControl)
140 );
141
142 MUX_2to1 MUX_control(
143     .data0_i({24'b000000000000000000000000, Jump, MemtoReg, RegWrite, MemRead, MemWrite, ALUOp, ALUSrc}),
144     .data1_i(32'b00000000000000000000000000000000),
145     .select_i(MUXControl),
146     .data_o(MUX_control_o)
147 );
148
149 Decoder Decoder(
150     .instr_i(IFID_Instr_o),
151     .Branch(Branch),
152     .ALUSrc(ALUSrc),
153     .RegWrite(RegWrite),
154     .ALUOp(ALUOp),
155     .MemRead(MemRead),
156     .MemWrite(MemWrite),
157     .MemtoReg(MemtoReg),
158     .Jump(Jump)
159 );

```

In MUX\_2to1, we have two parameters data0\_i and data1\_i. data0\_i consists of 24-bit 0 and the other totally 8-bit signals. Data1\_i is 32-bit 0. If the value of MUXControl is zero, the control signal would be passed.

```

161  Reg_File RF(
162      .clk_i(clk_i),
163      .rst_i(rst_i),
164      .RSaddr_i(IFID_Instr_o[19:15]),
165      .RTaddr_i(IFID_Instr_o[24:20]),
166      .RDaddr_i(MEMWB_Instr_11_7_o),
167      .RDdata_i(MUXMemtoReg_o),
168      .RegWrite_i(MEMWB_WB_o[0]),
169      .RSdata_o(RSdata_o),
170      .RTdata_o(RTdata_o)
171  );
172
173  Imm_Gen ImmGen(
174      .instr_i(IFID_Instr_o),
175      .Imm_Gen_o(Imm_Gen_o)
176  );
177
178  Shift_Left_1 SL1(
179      .data_i(Imm_Gen_o),
180      .data_o(SL1_o)
181  );
182
183  Adder_Branch_Adder(
184      .src1_i(Imm_Gen_o),
185      .src2_i(IFID_PC_o),
186      .sum_o(PC_Add_Immediate)
187  );

```

In this section, we fill in the corresponding parameter.

```

189  IDEXE_register IDtoEXE(
190      .clk_i(clk_i),
191      .rst_i(rst_i),
192      .instr_i(IFID_Instr_o),
193      .WB_i(MUX_control_o[7:5]),
194      .Mem_i(MUX_control_o[4:3]),
195      .Exe_i(MUX_control_o[2:0]),
196      .data1_i(RSdata_o),
197      .data2_i(RTdata_o),
198      .immgen_i(Imm_Gen_o),
199      .alu_ctrl_instr({IFID_Instr_o[30], IFID_Instr_o[14:12]}),
200      .WBreg_i(IFID_Instr_o[11:7]),
201      .pc_add4_i(IFID_PC_Add4_o),
202      .instr_o(IDEXE_Instr_o),
203      .WB_o(IDEXE_WB_o),
204      .Mem_o(IDEXE_Mem_o),
205      .Exe_o(IDEXE_Exe_o),
206      .data1_o(IDEXE_RSdata_o),
207      .data2_o(IDEXE_RTdata_o),
208      .immgen_o(IDEXE_ImmGen_o),
209      .alu_ctrl_input(IDEXE_Instr_30_14_12_o),
210      .WBreg_o(IDEXE_Instr_11_7_o),
211      .pc_add4_o(IDEXE_PC_add4_o)
212  );

```

In this section, we fill in the corresponding parameter.

```

214 // EXE
215 MUX_2to1 MUX_ALUSrc(
216     .data0_i(ALUSrc2_o),
217     .data1_i(IDEXE_ImmGen_o),
218     .select_i(IDEXE_Exe_o[0]),
219     .data_o(MUXALUSrc_o)
220 );
221
222 ForwardingUnit FWUnit(
223     .IDEXE_RS1(IDEXE_Instr_o[19:15]),
224     .IDEXE_RS2(IDEXE_Instr_o[24:20]),
225     .EXEMEM_RD(EXEMEM_Instr_11_7_o),
226     .MEMWB_RD(MEMWB_Instr_11_7_o),
227     .EXEMEM_RegWrite(EXEMEM_WB_o[0]),
228     .MEMWB_RegWrite(MEMWB_WB_o[0]),
229     .ForwardA(ForwardA),
230     .ForwardB(ForwardB)
231 );
232
233 MUX_3to1 MUX_ALU_src1(
234     .data0_i(IDEXE_RSdata_o),
235     .data1_i(MUXMemtoReg_o),
236     .data2_i(EXEMEM_ALUResult_o),
237     .select_i(ForwardA),
238     .data_o(ALUSrc1_o)
239 );

```

In this section, we fill in the corresponding parameter

```

241 MUX_3to1 MUX_ALU_src2(
242     .data0_i(IDEXE_RTdata_o),
243     .data1_i(MUXMemtoReg_o),
244     .data2_i(EXEMEM_ALUResult_o),
245     .select_i(ForwardB),
246     .data_o(ALUSrc2_o)
247 );
248
249 ALU_Ctrl ALU_Ctrl(
250     .instr(IDEXE_Instr_30_14_12_o),
251     .ALUOp(IDEXE_Exe_o[2:1]),
252     .ALU_Ctrl_o(ALU_Ctrl_o)
253 );
254
255 alu alu(
256     .rst_n(rst_i),
257     .src1(ALUSrc1_o),
258     .src2(MUXALUSrc_o),
259     .ALU_control(ALU_Ctrl_o),
260     .result(ALUResult),
261     .zero(ALU_zero)
262 );

```

In this section, we fill in the corresponding parameter

```

264 EXEMEM_register EXEtoMEM(
265     .clk_i(clk_i),
266     .rst_i(rst_i),
267     .instr_i(IDEXE_Instr_o),
268     .WB_i(IDEXE_WB_o),
269     .Mem_i(IDEXE_Mem_o),
270     .zero_i(ALU_zero),
271     .alu_ans_i(ALUResult),
272     .rtdata_i(ALUSrc2_o),
273     .WBreg_i(IDEXE_Instr_11_7_o),
274     .pc_add4_i(IDEXE_PC_add4_o),
275     .instr_o(EXEMEM_Instr_o),
276     .WB_o(EXEMEM_WB_o),
277     .Mem_o(EXEMEM_Mem_o),
278     .zero_o(EXEMEM_Zero_o),
279     .alu_ans_o(EXEMEM_ALUResult_o),
280     .rtdata_o(EXEMEM_RTdata_o),
281     .WBreg_o(EXEMEM_Instr_11_7_o),
282     .pc_add4_o(EXEMEM_PC_Add4_o)
283 );

```

In this section, we fill in the corresponding parameter

```

285 // MEM
286 Data_Memory Data_Memory(
287     .clk_i(clk_i),
288     .addr_i(EXEMEM_ALUResult_o),
289     .data_i(EXEMEM_RTdata_o),
290     .MemRead_i(EXEMEM_Mem_o[1]),
291     .MemWrite_i(EXEMEM_Mem_o[0]),
292     .data_o(DM_o)
293 );
294
295 MEMWB_register MEMtoWB(
296     .clk_i(clk_i),
297     .rst_i(rst_i),
298     .WB_i(EXEMEM_WB_o),
299     .DM_i(DM_o),
300     .alu_ans_i(EXEMEM_ALUResult_o),
301     .WBreg_i(EXEMEM_Instr_11_7_o),
302     .pc_add4_i(EXEMEM_PC_Add4_o),
303     .WB_o(MEMWB_WB_o),
304     .DM_o(MEMWB_DM_o),
305     .alu_ans_o(MEMWB_ALUresult_o),
306     .WBreg_o(MEMWB_Instr_11_7_o),
307     .pc_add4_o(MEMWB_PC_Add4_o)
308 );

```

In this section, we fill in the corresponding parameter

```

310 // WB
311 MUX_3to1 MUX_MemtoReg(
312     .data0_i(MEMWB_ALUresult_o),
313     .data1_i(MEMWB_DM_o),
314     .data2_i(MEMWB_PC_Add4_o),
315     .select_i((MEMWB_WB_o[2]==1'b1)?2'b10:((MEMWB_WB_o[1]==1'b1)?2'b01:2'b00)),
316     .data_o(MUXMemtoReg_o)
317 );
318
319 endmodule

```

In this section, we use the value of *MEMWB\_WB\_o* to decide the value of *select\_i*. If the second bit of *MEMWB\_WB\_o* is 1, the value of *select\_i* is 10. If the first bit of *MEMWB\_WB\_o* is 1, the value of *select\_i* is 01. For the other cases, the value of *select\_i* is 00.

## 2. Implementation results

```
dufeng@dufeng: /mnt/d/大二下/計算機組織/Lab05$ chmod +x ./lab5TestScript.sh && ./lab5TestScript.sh
=====
***** CASE 1 *****
Testcase 1 pass
***** CASE 2 *****
Testcase 2 pass
***** CASE 3 *****
Testcase 3 pass
***** CASE 4 *****
Testcase 4 pass
***** CASE 5 *****
Testcase 5 pass
***** CASE 6 *****
Testcase 6 pass
***** CASE 7 *****
Testcase 7 pass
***** CASE 8 *****
Testcase 8 pass
***** CASE 9 *****
Testcase 9 pass
***** CASE 10 *****
Testcase 10 pass
***** CASE 11 *****
Testcase 11 pass
***** CASE 12 *****
Testcase 12 pass
***** CASE 13 *****
Testcase 13 pass
=====
Basic Score:30
Medium Score:40
Advanced Score:30
Total Score:100
dufeng@dufeng: /mnt/d/大二下/計算機組織/Lab05$ _
```

## 3. Problems encountered and solutions

Since this Lab is larger than before, although I have used gtkwave to debug, it still was very hard to find which part got in troubles. It needed us to check each command is what kind of type one by one and to distinguish it would use which module or register. But after review each part, it truly let us be more familiar with the structure of pipeline cpu.