Report-Lab05

- 1. Detailed description of the implementation
 - a. Adder.v

```
module Adder(
input [32-1:0] src1_i,
input [32-1:0] src2_i,
output [32-1:0] sum_o

/* Write your code HERE */

assign sum_o=src1_i+src2_i;
endmodule
```

In this section, we change the type of *sum_o*, we cancel the type of reg. Then, we just do the addition of source 1 and source 2 and get the value of the summation.

b. ALU_Ctrl.v

```
2'b11:begin
                                                                    ALU_Ctrl_o=4'b0010;
case(ALUOp)
    2'b10:begin
                                                                    ALU_Ctrl_o=4'b0011;
                                                                else if(instr==4'b0001) begin //slli
                                                                    ALU_Ctrl_o=4'b1100;
                                                                end
            ALU_Ctrl_o=4'b0110;
        else if(instr==4'b0111) begin //and
                                                            2'b00:begin
            ALU_Ctrl_o=4'b0000;
                                                                ALU_Ctrl_o=4'b0010;
        else if(instr==4'b0110) begin //or
            ALU_Ctrl_o=4'b0001;
                                                            2'b01:begin
                                                                ALU_Ctrl_o=4'b0110;
            ALU_Ctrl_o=4'b0111;
                                                            default:ALU_Ctrl_o=4'bxxxx;
            ALU_Ctrl_o=4'b0011;
```

In this section, we use *ALUOp* to identify what type of instruction is going to be executed. Then, we use *instr* to assure what operation is definitely to be executed. Finally, we decide the value of *ALU_Ctrl_o*. As the same in every lab, we also need the default condition that the value of *ALU_Ctrl_o* is xxxx.

c. alu.v

In this section, we use *ALU_control* of identify what operation is going to be executed with the corresponding operands.

d. Decoder.v

```
{RegWrite, Branch, Jump}=3'b000;
                                                                                                    {MemRead, MemWrite}=2'b01;
assign funct3=instr i[14:12];
                                                                                                    {ALUSrc, MemtoReg}=2'b10;
always @(*) begin
    if(opcode==7'b8110011) begin //R-type 08001,00010
    {RegWrite,Branch,Jump}=3'b100;
                                                                                                    ALUOp=2'b00;
         {MemRead,MemWrite}=2'b00;
{ALUSrc,MemtoReg}=2'b00;
ALUOp=2'b10;
                                                                                                    {RegWrite, Branch, Jump}=3'b010;
                                                                                                    {MemRead, MemWrite}=2'b00;
    end
else if(opcode==7'b0010011) begin //I-type general 00101,0001
{RegNrite,Branch,Jump)=3'b100;
{MenRead,MenWrite}=2'b00;
{ALUSo_(MentOReg)=2'b10;
ALUOp=2'b11;
                                                                                                   {ALUSrc,MemtoReg}=2'b00;
                                                                                                   ALUOp=2'b01;
                                                                                                    {RegWrite, Branch, Jump}=3'b101;
     else if(opcode==7'b0000011) begin
                                                                                                    {MemRead, MemWrite}=2'b00;
                                                                                                   {ALUSrc,MemtoReg}=2'b00;
ALUOp=2'b00;
         {MemRead, MemWrite}=2'b10;
         {ALUSrc,MemtoReg}=2'b11;
ALUOp=2'b00;
            else if(opcode==7'b1100111) begin //jalr 10101,00000
```

In this section, we assign the value of RegWrite, Branch, Jump, MemRead, MemWrite, ALUSrc, MemtoReg, and ALUOp according to the datapath in the slide.

Signal\opcode	R-type	I-type	load	store	branch	jal	jalr	Default
RegWrite	1	1	1	0	0	1	1	0
Branch	0	0	0	0	1	0	0	0
Jump	0	0	0	0	0	1	0	0
MemRead	0	0	1	0	0	0	0	0
MemWrite	0	0	0	1	0	0	0	0
ALUSrc	0	1	1	1	0	0	1	0
MemtoReg	0	0	1	0	0	0	0	0
ALUOp	10	11	00	00	01	00	00	XX

e. ForwardingUnit.v

```
always @(*) begin
   if(EXEMEM Regwrite&&(EXEMEM RD!=5'b00000)&&(EXEMEM RD==IDEXE RS1)) begin
        ForwardA=2'b10;
    else if(MEMWB_RegWrite&&(MEMWB_RD!=5'b00000)&&
            ~(EXEMEM_RegWrite&&(EXEMEM_RD!=5'b00000)&&(EXEMEM_RD==IDEXE_RS1))&&
            (MEMWB_RD==IDEXE_RS1)) begin
        ForwardA=2'b01;
        ForwardA=2'b00;
    if(EXEMEM_RegWrite&&(EXEMEM_RD!=5'b00000)&&(EXEMEM_RD==IDEXE_RS2)) begin
        ForwardB=2'b10;
    else if(MEMWB_RegWrite&&(MEMWB_RD!=5'b00000)&&
            ~(EXEMEM_RegWrite&&(EXEMEM_RD!=5'b00000)&&(EXEMEM_RD==IDEXE_RS2))&&
            (MEMWB_RD==IDEXE_RS2)) begin
        ForwardB=2'b01;
    else begin
        ForwardB=2'b00;
end
```

In this section, we deal with two MUXs, which is *ForwardA* and *ForwardB* respectively. First, for ForwardA, we need to process three conditions. The first is at the part of MEM. We need to assure that *EXEMEM_RegWrite* is not zero, and the value of *EXEMEM_RD* is equal to that of *IDEXE_RS1*. Then, the value of *ForwardA* is 10. The second condition is at the part of WB. There are some constraints in "if" more than that of the first condition. The former of the constraints is the negative part of that in the MEM part. Similarly, the value of

EXEMEM_RD is equal to that of IDEXE_RS1. Then, the value of ForwardA is 01. The other condition is default so that ForwardA is 00.

On the other hand, for *ForwardB*, we also need to process three conditions which are much similar to that of *ForwardA*. *IDEXE RS2* is used to replace *IDEXE RS1*.

f. Hazard detection.v

In this part, we have two conditions to process.

```
/* Write your code HERE */

always @(*) begin

if(IDEXE_memRead&&
((IDEXE_regRd==IFID_regRs)||(IDEXE_regRd==IFID_regRt))) begin

PC_write=0;
IFID_write=0;
control_output_select=1;
end
else begin

PC_write=1;
IFID_write=1;
control_output_select=0;
end
end
end
end
```

The first is that *IDEXE_memRead* is not zero and the condition that *IDEXE_regRd* equaling to *IFID_regRS* or *IFID_regRt*. Then, *PC_write* and *IFID_write* are both 0 and *control output select* is 1. In this way, all the above actions are stopped.

The other condition is the counterpart. Hence, the value of above registers is contrary.

g. Imm Gen.v

At first, we process I-type, addi, load and jalr. We generate the value of *Imm Gen o* by

sign extension of the thirty first bit of $instr_i$ and the rest is the thirty first bit to the 20^{th} bit of $instr_i$.

Secondly, we process S-type, store. Similarly, we generated the value of *Imm_Gen_o* by sign extension of the thirty first bit of *instr_i*, and the other two sections are the thirty first bit to the 25th bit of *instr_i* and the eleventh bit to the seventh bit of *inst_i*.

For the last two types, Branch and JAL, we do the similar things as the above. However, we need to plus '0' at the last bit of Imm_Gen_o , since we have to double the value. i.e. 010(2) -> 100(4)

h. MUX 2to1.v

```
9  /* Write your code HERE */
10
11  always @(*) begin
12  data_o=(!select_i)?data0_i:data1_i;
13  end
14
15  endmodule
```

In this section, *select_i* is a controller to decide the value of *data_o*. If *select_i* is not zero, *data_o* is *data0_i*. otherwise, *data_o* is *data1_i*.

i. MUX 3to1.v

```
/* Write your code HERE */

always @(*) begin

if(select_i==2'b00) begin

data_o=data0_i;

end
else if(select_i==2'b01) begin

data_o=data1_i;

end
else if(select_i==2'b10) begin

data_o=data1_i;

end
else if(select_i==2'b10) begin

data_o=data2_i;

end
else begin
end
end
end
end
end
end
```

In this section, the code is similar to $MUX_3to1.v$. Therefore, if $select_i$ is 00, $data_o$ is $data0_i$. If $select_i$ is 01, $data_o$ is $data1_i$. The last part, if $select_i$ is 10, $data_o$ is $data2_i$.

j. Shift Left 1.v

```
7  /* Write your code HERE */
8
9  assign data_o=data_i<<1;
10
11  endmodule</pre>
```

In this section, we just use the operand "<<" to let the bits of data o shift left for one bit.

k. IFID_register.v

```
always @(posedge clk_i) begin
 if(!rst_i) begin
   else if(!IFID_write) begin
 else if(flush) begin
   else begin
   address_o<=address_i;</pre>
   instr_o<=instr_i;</pre>
   pc_add4_o<=pc_add4_i;</pre>
end
endmodule
```

In this section, we process the four conditions. First, if rst_i is 0, which means we need to reset. Hence, the values are all 32-bit 0. Secondly, if the value of $IFID_write$ is 0, which means we don't need to write anything. Hence, we do nothing. Third, if the value of flush is 1, we also let all the values are 32-bit 0. The last, the value of $address_o$ is $address_i$. The value of $address_o$ is $address_i$. The value of $address_o$ is $address_o$ is $address_o$.

1. IDEXE register.v

```
always @(posedge clk_i) begin
  if(!rst_i) begin
    WB_o<=3'b000;
    Mem_o<=2'b00;
    Exe_o<=3'b000;
    alu_ctrl_input<=4'b0000;
    WBreg_o<=5'b00000;
    instr_o<=instr_i;</pre>
    WB_o<=WB_i;
    Mem_o<=Mem_i;
    Exe_o<=Exe_i;
    data1_o<=data1_i;
    data2_o<=data2_i;</pre>
     immgen_o<=immgen_i;</pre>
    alu_ctrl_input<=alu_ctrl_instr;</pre>
    WBreg_o<=WBreg_i;
    pc_add4_o<=pc_add4_i;</pre>
```

In this section, if the value of *rst_i* is 0, we reset all the values of the above parameters to be 0. On the other hand, the value of the parameters which are output is given by the corresponding parameters which are input.

m. EXEMEM_register.v

```
always @(posedge clk_i) begin
  if(!rst_i) begin
    WB_o<=3'b000;
    Mem_o<=2'b00;
    zero_o<=1'b0;
    WBreg_o<=5'b00000;
    instr_o<=instr_i;</pre>
    WB_o<=WB_i;
    Mem_o<=Mem_i;</pre>
    zero_o<=zero_i;
    alu_ans_o<=alu_ans_i;
    rtdata_o<=rtdata_i;
    WBreg_o<=WBreg_i;</pre>
    pc_add4_o<=pc_add4_i;</pre>
```

In the section, we do the similar things to that of the last section.

n. MEMWB register.v

In this section, we also do the similar things to that of the last two sections.

o. Pipeline CPU.v

```
43 wire [31:0] IFID_Instr;
```

At first, we add a new parameter named IFID Instr.

```
MUX_2to1 MUX_PCSrc(
    .data0_i(PC_Add4),
    .data1_i(PC_Add_Immediate),
    .select_i(MUXPCSrc),
   .data_o(PC_i)
ProgramCounter PC(
   .clk_i(clk_i),
   .rst_i(rst_i),
   .PCWrite(PC_write),
   .pc_i(PC_i),
   .pc_o(PC_o)
);
Adder PC plus 4 Adder(
    .src1_i(PC_o),
   .sum_o(PC_Add4)
);
Instr_Memory IM(
    .addr_i(PC_o),
    .instr_o(IFID_Instr)
```

In Adder, we do the operation of PC+4. Hence, the value of src2 i is 4.

In this section, we initialize the value of Branch_zero, MUXPCSrc and IFID_Flush.

```
Hazard_detection_Hazard_detection_obj(
  .IFID_regRs(IFID_Instr_o[19:15]),
   .IFID_regRt(IFID_Instr_o[24:20]),
  .IDEXE_regRd(IDEXE_Instr_11_7_o),
  .IDEXE_memRead(IDEXE_Mem_o[1]),
   .PC_write(PC_write),
   .IFID_write(IFID_Write),
   .control_output_select(MUXControl)
MUX_2to1 MUX_control(
   .select_i(MUXControl),
   .data_o(MUX_control_o)
 .instr_i(IFID_Instr_o),
.Branch(Branch),
  .ALUSrc(ALUSrc),
  .RegWrite(RegWrite),
  .ALUOp(ALUOp),
   .MemRead(MemRead),
   .MemWrite(MemWrite),
   .MemtoReg(MemtoReg),
   .Jump(Jump)
```

In MUX_2to1, we have two parameters data0_i and data1_i. data0_i consists of 24-bit 0 and the other totally 8-bit signals. Data1_i is 32-bit 0. If the value of MUXControl is zero, the control signal would be passed.

```
Reg_File RF(
    .clk_i(clk_i),
    .rst_i(rst_i),
    .RSaddr_i(IFID_Instr_o[19:15]),
    .RTaddr_i(IFID_Instr_o[24:20]),
    .RDaddr_i(MEMWB_Instr_11_7_o),
    .RDdata_i(MUXMemtoReg_o),
    .RegWrite_i(MEMWB_WB_o[0]),
    .RSdata_o(RSdata_o),
    .RTdata_o(RTdata_o)
Imm_Gen ImmGen(
    .instr_i(IFID_Instr_o),
    .Imm_Gen_o(Imm_Gen_o)
Shift Left 1 SL1(
    .data_i(Imm_Gen_o),
    .data_o(SL1_o)
Adder Branch_Adder(
    .src1_i(Imm_Gen_o),
    .src2_i(IFID_PC_o),
    .sum_o(PC_Add_Immediate)
```

In this section, we fill in the corresponding parameter.

```
IDEXE_register IDtoEXE(
   .clk_i(clk_i),
    .rst_i(rst_i),
   .instr_i(IFID_Instr_o),
   .WB_i(MUX_control_o[7:5]),
   .Mem_i(MUX_control_o[4:3]),
   .Exe_i(MUX_control_o[2:0]),
   .data1_i(RSdata_o),
   .data2_i(RTdata_o),
   .immgen_i(Imm_Gen_o),
   .alu_ctrl_instr({IFID_Instr_o[30],IFID_Instr_o[14:12]}),
   .WBreg_i(IFID_Instr_o[11:7]),
   .pc_add4_i(IFID_PC_Add4_o),
    .instr_o(IDEXE_Instr_o),
   .WB_o(IDEXE_WB_o),
   .Mem_o(IDEXE_Mem_o),
   .Exe_o(IDEXE_Exe_o),
   .data1_o(IDEXE_RSdata_o),
   .data2_o(IDEXE_RTdata_o),
   .immgen_o(IDEXE_ImmGen_o),
   .alu_ctrl_input(IDEXE_Instr_30_14_12_o),
    .WBreg_o(IDEXE_Instr_11_7_o),
    .pc_add4_o(IDEXE_PC_add4_o)
```

In this section, we fill in the corresponding parameter.

```
MUX_2to1 MUX_ALUSrc(
    .data0_i(ALUSrc2_o),
    .data1_i(IDEXE_ImmGen_o),
    .select_i(IDEXE_Exe_o[0]),
    .data_o(MUXALUSrc_o)
    .IDEXE_RS1(IDEXE_Instr_o[19:15]),
    .IDEXE_RS2(IDEXE_Instr_o[24:20]),
    .EXEMEM_RD(EXEMEM_Instr_11_7_o),
    .MEMWB_RD(MEMWB_Instr_11_7_o),
    .EXEMEM_RegWrite(EXEMEM_WB_o[0]);
    .MEMWB_RegWrite(MEMWB_WB_o[0]),
    .ForwardA(ForwardA),
    .ForwardB(ForwardB)
MUX_3to1 MUX_ALU_src1(
    .data0_i(IDEXE_RSdata_o),
    .data1_i(MUXMemtoReg_o),
    .data2_i(EXEMEM_ALUResult_o),
    .select_i(ForwardA),
    .data_o(ALUSrc1_o)
```

```
MUX_3to1 MUX_ALU_src2(
    .data0_i(IDEXE_RTdata_o),
    .data1_i(MUXMemtoReg_o),
    .data2_i(EXEMEM_ALUResult_o),
    .select_i(ForwardB),
    .data_o(ALUSrc2_o)
ALU_Ctrl ALU_Ctrl(
    .instr(IDEXE_Instr_30_14_12_o),
    .ALUOp(IDEXE_Exe_o[2:1]),
    .ALU_Ctrl_o(ALU_Ctrl_o)
    .rst_n(rst_i),
    .src1(ALUSrc1_o),
    .src2(MUXALUSrc_o),
    .ALU_control(ALU_Ctrl_o),
    .result(ALUResult),
    .zero(ALU_zero)
```

In this section, we fill in the corresponding parameter

In this section, we fill in the corresponding parameter

```
EXEMEM_register EXEtoMEM(
   .clk_i(clk_i),
   .rst_i(rst_i),
   .instr_i(IDEXE_Instr_o),
   .WB_i(IDEXE_WB_o),
   .Mem_i(IDEXE_Mem_o),
   .zero_i(ALU_zero),
   .alu_ans_i(ALUResult),
   .rtdata_i(ALUSrc2_o),
   .WBreg_i(IDEXE_Instr_11_7_o),
   .pc_add4_i(IDEXE_PC_add4_o),
   .instr_o(EXEMEM_Instr_o),
   .WB_o(EXEMEM_WB_o),
   .Mem_o(EXEMEM_Mem_o),
   .zero_o(EXEMEM_Zero_o),
   .alu_ans_o(EXEMEM_ALUResult_o)
   .rtdata_o(EXEMEM_RTdata_o),
   .WBreg_o(EXEMEM_Instr_11_7_o),
   .pc_add4_o(EXEMEM_PC_Add4_o)
```

In this section, we fill in the corresponding parameter

```
Data_Memory Data_Memory(
    .clk_i(clk_i),
    .addr_i(EXEMEM_ALUResult_o),
    .data_i(EXEMEM_RTdata_o),
    .MemRead_i(EXEMEM_Mem_o[1]),
    .MemWrite_i(EXEMEM_Mem_o[0]),
    .data_o(DM_o)
MEMWB_register MEMtoWB(
    .clk_i(clk_i),
    .rst_i(rst_i),
    .WB_i(EXEMEM_WB_o),
    .DM_i(DM_o),
    .alu_ans_i(EXEMEM_ALUResult_o)
    .WBreg_i(EXEMEM_Instr_11_7_o),
    .pc_add4_i(EXEMEM_PC_Add4_o),
    .WB_o(MEMWB_WB_o),
    .DM_o(MEMWB_DM_o),
    .alu_ans_o(MEMWB_ALUresult_o),
    .WBreg_o(MEMWB_Instr_11_7_o),
    .pc_add4_o(MEMWB_PC_Add4_o)
```

In this section, we fill in the corresponding parameter

In this section, we use the value of *MEMWB_WB_o* to decide the value of *select_i*. If the second bit of *MEMWB_WB_o* is 1, the value of *select_i* is 10. If the first bit of *MEMWB_WB_o* is 1, the value of *select_i* is 01. For the other cases, the value of *select_i* is 00.

2. Implementation results

```
∆ dufeng@dufeng: /mnt/d/大□ ×

                        下/計算機組織/Lab05$ chmod +x ./lab5TestScript.sh && ./lab5TestScript.sh
Testcase 1 pass
               CASE 2 **
Testcase 2 pass
Testcase 3 pass
**************** CASE 4 ************
Testcase 6 pass
*************** CASE 7 ************
Testcase 7 pass
*************** CASE 8 ***********
Testcase 8 pass
*************** CASE 9 ***********
Testcase 9 pass
Testcase 10 pass
****** CASE 11
Testcase 12 pass
**************** CASE 13 **********
Testcase 13 pass
Basic Score:30
Medium Score:40
Advanced Score:30
Total Score:100
dufeng@dufeng:/mnt/d/大二下/計算機組織/Lab05$ _
```

3. Problems encountered and solutions

Since this Lab is larger than before, although I have used gtkwave to debug, it still was very hard to find which part got in troubles. It needed us to check each command is what kind of type one by one and to distinguish it would use which module or register. But after review each part, it truly let us be more familiar with the structure of pipeline cpu.