Computer Organization, Spring 2022

LAB 4: Single-Cycle CPU


Due: 2022/5/11 23:59

1. Goal

- To realize how to set the control signal in different instruction type.(Decoder & ALU Controller)
- To clarify how sign-extend work.
- Connect all datapath to form a single cycle CPU

2. HW Requirement

•



• Implement bellow instruction for testing data(70%) \circ add o slt addi o lw o SW o jal o jalr You world not get any score for this part if you program can't pass the test by script. • Experiment(30%) What's the problem you encounter?(5%) Your implement detail.(20%)

3. Hand in

• \$(groupN)_\$(studentid1)_\$(studentid2).zip

Anything you want to say.(5%)

- \$(groupN)_\$(studentid1)_\$(studentid2)
 - \$(studientid1)_report.pdf
 - \$(studientid2)_report.pdf

■ {*.∨}

```
group99_0811111_0811999/

- 0811111_report.pdf
- 0811999_report.pdf
- Adder.v
- ALU_Ctrl.v
- alu.v
- answer.txt
- Data_Memory.v
- Decoder.v
- demo.sh
- Imm_Gen.v
- Instruction.txt
- Makefile
- MUX_2to1.v
- ProgramCounter.v
- Reg_File.v
- Simple_Single_CPU.v
- testbench.v
```

- Your report should be in PDF format.
- Report
 - Experiment

4. Grade

- Pass the scritpt testing. 70%
- Experiment. 30%

5. Q&A

- Feel free to ask on HackMD if you need.
 - Lab4 討論區
- We will not debug for you

6. Reference

• RISC V(https://riscv.org/technical/specifications/)