

## 1. Detailed description of the implementation

## a. Decoder.v

```

20 wire [7:1:0] opcode;
21 assign opcode=instr_i;

```

Assign the value of instr\_i to a new parameter named “opcode”.

```

23 always@(*) begin
24   if(opcode==7'b0110011) begin //R-type
25     {RegWrite,Branch,Jump}=3'b100;
26     {WriteBack1,WriteBack0}=2'b00;
27     {MemRead,MemWrite}=2'b00;
28     {ALUSrcA,ALUSrcB}=2'bx0;
29     ALUOp=2'b1x;
30   end
31   else if (opcode==7'b0010011) begin //addi
32     {RegWrite,Branch,Jump}=3'b100;
33     {WriteBack1,WriteBack0}=2'b00;
34     {MemRead,MemWrite}=2'b00;
35     {ALUSrcA,ALUSrcB}=2'bx1;
36     ALUOp=2'b00;
37   end
38   else if (opcode==7'b0000011) begin //Load
39     {RegWrite,Branch,Jump}=3'b100;
40     {WriteBack1,WriteBack0}=2'b01;
41     {MemRead,MemWrite}=2'b10;
42     {ALUSrcA,ALUSrcB}=2'bx1;
43     ALUOp=2'b00;
44   end
45   else if (opcode==7'b0100011) begin //Store
46     {RegWrite,Branch,Jump}=3'b000;
47     {WriteBack1,WriteBack0}=2'bxx;
48     {MemRead,MemWrite}=2'b01;
49     {ALUSrcA,ALUSrcB}=2'bx1;
50     ALUOp=2'b00;
51   end

```

```

52   else if (opcode==7'b1100011) begin //Branch
53     {RegWrite,Branch,Jump}=3'b010;
54     {WriteBack1,WriteBack0}=2'bxx;
55     {MemRead,MemWrite}=2'b00;
56     {ALUSrcA,ALUSrcB}=2'b00;
57     ALUOp=2'b01;
58   end
59   else if (opcode==7'b1101111) begin //JAL
60     {RegWrite,Branch,Jump}=3'b1x1;
61     {WriteBack1,WriteBack0}=2'b1x;
62     {MemRead,MemWrite}=2'b00;
63     {ALUSrcA,ALUSrcB}=2'b0x;
64     ALUOp=2'bxx;
65   end
66   else if (opcode==7'b1100111) begin //JALR
67     {RegWrite,Branch,Jump}=3'b1x1;
68     {WriteBack1,WriteBack0}=2'b1x;
69     {MemRead,MemWrite}=2'b00;
70     {ALUSrcA,ALUSrcB}=2'b1x;
71     ALUOp=2'bxx;
72   end
73   else begin
74     {RegWrite,Branch,Jump}=3'b000;
75     {WriteBack1,WriteBack0}=2'b00;
76     {MemRead,MemWrite}=2'b00;
77     {ALUSrcA,ALUSrcB}=2'b0x;
78     ALUOp=2'bxx;
79   end
80 end

```

Depending on the various value of opcode, the corresponded operation and control signal would be executed. It's easy to understand by the following sheet:

| signal\opcode | R-type | addi | Load | Store | Branch | JAL | JALR | Default |
|---------------|--------|------|------|-------|--------|-----|------|---------|
| RegWrite      | 1      | 1    | 1    | 0     | 0      | 1   | 1    | 0       |
| Branch        | 0      | 0    | 0    | 0     | 1      | x   | x    | 0       |
| Jump          | 0      | 0    | 0    | 0     | 0      | 1   | 1    | 0       |
| WriteBack1    | 0      | 0    | 0    | x     | x      | 1   | 1    | 0       |
| WriteBack0    | 0      | 0    | 1    | x     | x      | x   | x    | 0       |
| MemRead       | 0      | 0    | 1    | 0     | 0      | 0   | 0    | 0       |
| MemWrite      | 0      | 0    | 0    | 1     | 0      | 0   | 0    | 0       |
| ALUSrcA       | x      | x    | x    | x     | 0      | 0   | 1    | 0       |
| ALUSrcB       | 0      | 1    | 1    | 1     | 0      | x   | x    | x       |
| ALUOp         | xx     | 00   | 00   | 00    | 01     | xx  | xx   | xx      |

## b. Imm\_Gen.v

```

18 always @(*) begin
19     //I-type: addi, Load, JALR
20     if((opcode==7'b0010011)|| (opcode==7'b0000011)|| (opcode==7'b1100111)) begin
21         Imm_Gen_o={{20{instr_i[31]}},instr_i[31:20]};
22     end
23     //S-type: Store
24     else if (opcode==7'b0100011) begin
25         Imm_Gen_o={{20{instr_i[31]}},instr_i[31:25],instr_i[11:7]};
26     end
27     //B-type: Branch
28     else if (opcode==7'b1100011) begin
29         Imm_Gen_o={{20{instr_i[31]}},instr_i[7],instr_i[30:25],instr_i[11:8],1'b0};
30     end
31     //J-type: JAL
32     else if (opcode==7'b1101111) begin
33         Imm_Gen_o={{12{instr_i[31]}},instr_i[19:12],instr_i[20],instr_i[30:21],1'b0};
34     end
35 end

```

At first, we deal with I-type, addi, Load and JALR. We generated the value of Imm\_Gen\_o by sign extension of the thirty-first bit of instr\_i, and the rest is the thirty-first to the 20<sup>th</sup> bit of instr\_i.

Second, we deal with S-type, Store. Similarly, we generated the value of Imm\_Gen\_o by sign extension of the thirty-first bit of instr\_i, and the other two sections are the thirty-first bit to the twenty fifth bit of instr\_i and the eleventh bit to seventh bit of instr\_i.

For the final two types, Branch and JAL, we do the similar things as the above. However, we need to plus '0' at the last bit of Imm\_Gen\_o, since we have to double the value. i.e. 010(2) -> 0100(4)

### c. ALU\_Ctrl.v

```

13 always @(*) begin
14     case(ALUOp)
15         //R-type: add, slt
16         2'b1x: begin
17             //add
18             if(instr==4'b0000) begin
19                 ALU_Ctrl_o=4'b0010;
20             end
21             //slt
22             else if(instr==4'b0010) begin
23                 ALU_Ctrl_o=4'b0111;
24             end
25         end
26         //addi, lw, sw
27         2'b00: begin
28             ALU_Ctrl_o=4'b0010;
29         end
30         //beq
31         2'b01: begin
32             ALU_Ctrl_o=4'b0110;
33         end
34         //jal, jalr
35         default: ALU_Ctrl_o=4'bxxxx;
36     endcase
37 end

```

At first, we process R-type, “add” and “slt”, with “ALUOp” equal to “1x”. If “instr” equals to “0000”, the output of ALU control is “0010”, which is the operation of “add”. If “instr” equals to “0010”, the output of ALU control is “0111”, which is the operation of “slt”.

Next, we process “addi”, “lw” and “sw”, with “ALUOp” equal to “00”. In this section, the output of ALU control is “0010”, which would also be executed as the operation of addition in ALU.

For “ALUOp” equal to “01”, we deal with “beq”. The output of ALU control would be assigned to be “0110”, which would execute the subtraction in ALU.

By default, we directly assign the output of ALU control to be “xxxx”, which deal with “jal” and “jalr”.

#### d. alu.v

```
14 reg [32-1:0] set;
15
16 always @(*) begin
17     if(!rst_n) begin
18         result=0;
19         Zero=0;
20     end
21     else begin
22         case(ALU_control)
23             4'b0010: begin //add
24                 result=src1+src2;
25             end
26             4'b0110: begin //sub
27                 result=src1-src2;
28             end
29             4'b0111: begin //slt
30                 set=src1-src2;
31                 if(set[31]==1) begin
32                     result=32'b00000000000000000000000000000001;
33                 end
34                 else begin
35                     result=32'b00000000000000000000000000000000;
36                 end
37             end
38             default: begin
39                 result=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
40             end
41         endcase
42     end
43     Zero=~(|result);
44 end
```

At first, we initialize a parameter “set”. If “rst\_n” equals to zero, we assign the value of “result” and “zero” to be zero. If not, we do different operations depending on “ALU\_control”.

If “ALU\_control” is “0010”, we do the operation of addition. Hence, the “result” is “src1” plus “src2”.

If “ALU\_control” is “0110”, we do the operation of subtraction. Hence, the “result” is “src1” subtracting “src2”.

If “ALU\_control” is “0111”, we do the operation of “slt”. Hence, we assign the value of “set” to be the value that “src1” subtracts “src2”. Then, if the thirty first bit of “set”

equals to 1, the “result” is “00000000000000000000000000000001”. Otherwise, the “result” is “00000000000000000000000000000000”.

By default, “result” is “xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx”.

#### e. Simple\_Single\_CPU.v

```
36 // wires defined by ourselves
37 wire [32-1:0] src1;
38 wire [32-1:0] src2;
39 wire [32-1:0] adder_plus4_o;
40 wire [32-1:0] adder_plus1_o;
41 wire [32-1:0] mux_alusrca_o;
42 wire [32-1:0] mux_alusrca_o;
43 wire [32-1:0] mux_mem_o;
44 wire [32-1:0] alu_o;
45 wire [32-1:0] datamemory_o;

55 Adder Adder_PCplus4(
56     .src1_i(pc_o),
57     .src2_i(Imm_4),
58     .sum_o(adder_plus4_o)
59 );

61 Instr_Memory IM(
62     .addr_i(pc_o),
63     .instr_o(instr)
64 );
```

At first, we initialize some parameters that would be used later.

In this section, we do a general case, PC=PC+4. The parameter “adder\_plus4\_o” is the output of the adder.

In this section, the input is the output of the program counter, and the output is the instruction.

```

66 Reg_File RF(
67     .clk_i(clk_i),
68     .rst_i(rst_i),
69     .RSaddr_i(instr[19:15]),
70     .RTaddr_i(instr[24:20]),
71     .RDaddr_i(instr[11:7]),
72     .RDdata_i(RegWriteData),
73     .RegWrite_i(RegWrite),
74     .RSdata_o(src1),
75     .RTdata_o(src2)
76 );

```

In this section, the RSaddr\_i, RTaddr\_i, and RDaddr\_i are set by the bits from instruction based on the format in risc-v. The RDdata\_i is assigned as the result of ALU. With others parameters, I just put the corresponding wire to them.

```

78 Decoder Decoder(
79     .instr_i(instr[6:0]),
80     .RegWrite(RegWrite),
81     .Branch(Branch),
82     .Jump(Jump),
83     .WriteBack1(WriteBack1),
84     .WriteBack0(WriteBack0),
85     .MemRead(MemRead),
86     .MemWrite(MemWrite),
87     .ALUSrcA(ALUSrcA),
88     .ALUSrcB(ALUSrcB),
89     .ALUOp(ALUOp)
90 );

```

In this section, the main task is to decode the instruction to the signal control path.

```

92 Imm_Gen ImmGen(
93     .instr_i(instr),
94     .Imm_Gen_o(Imm_Gen_o)
95 );

```

In this section, it is used to translate the instruction into the immediate value we want.

```

97 ALU_Ctrl ALU_Ctrl(
98     .instr(ALUControlIn),
99     .ALUOp(ALUOp),
100     .ALU_Ctrl_o(ALUControlOut)
101 );

```

In this section, I just put the corresponding wires to ALU control registers.

```

103 MUX_2to1 MUX_ALUSrcA(
104     .data0_i(pc_o),
105     .data1_i(src1),
106     .select_i(ALUSrcA),
107     .data_o(mux_alusrca_o)
108 );

```

In this section, the inputs are the output of the pc and “src1”, with a selector “ALUSrcA”. The output is “mux\_alusrca\_o”.

```

110 Adder Adder_PCReg(
111     .src1_i(mux_alusrca_o),
112     .src2_i(Imm_Gen_o),
113     .sum_o(adder_plus4_o)
114 );

```

In this section, the inputs are “mux\_alusrca\_o” and the immediate value of “Imm\_Gen\_o”. The output is “adder\_plus4\_o”.

```

116 MUX_2to1 MUX_PCSrc(
117     .data0_i(adder_plus4_o),
118     .data1_i(adder_plus1_o),
119     .select_i(PCSrc),
120     .data_o(pc_i)
121 );

```

In this section, the inputs are two outputs from the general case “adder\_plus4\_o” and the branch case “adder\_plus1\_o” with the selector “PCSrc”. Finally, the output would go back to the program counter.



```

155     MUX_2to1 MUX_WriteBack1(
156         .data0_i(mux_mem_o),
157         .data1_i(adder_plus4_o),
158         .select_i(writeBack1),
159         .data_o(RegWriteData)
160     );

```

In the final section, there are two inputs, the output of the “MUX\_WriteBack0” and the result of “adder\_plus4\_o”. It is controlled by “WriteBack1”. The output is “RegWriteData”.

[illegible]

### **3. Problems encountered and solutions**

In Simple\_Single\_CPU.v, we got WRONG after executing demo.sh, for we didn't know how to finish some empty brackets. Hence, we tried lots of times to complete the needed parameters by study the gram in Slide.pdf.