

A NOVEL HANDS-ON APPROACH TO LEARNING FPGA DESIGN

Tuesday, December 6th, 2016 1:00 PM PST





#ESCsv

Pre-Requisites You Will Need:

Laptop with Windows or Linux (Tools not supported on Mac)


- Installed Tools:
 - Arduino IDE
 - Intel Quartus Prime Lite Edition
 - Includes Modelsim-Intel FPGA Edition and Max 10 FPGA support
- A USB Mini cable for connecting XLR8 board to laptop


Follow the instructions here: http://www.aloriumtech.com/openxlr8/




Tutorial Download

• LFSR Code Package: https://github.com/AloriumTechnology/ESC-Tutorial








Arduino Board Library URL:


https://raw.githubusercontent.com/AloriumTechnology/Arduino_Boards/master/package_aloriumtech_index.json



XLR8 Development Platform




- Application Accelerator & Development Board
- Designed for Arduino Developer Community
- Based on Intel MAX 10 FPGA
- Programmable with Arduino IDE





FPGA Block Diagram



Xcelerator Blocks

An **Xcelerator Block (XB)** is an optimized hardware implementation of a specific processor-intensive function.

Custom hardware implemented on the same FPGA fabric

Tightly integrated with the microcontroller

XBs can access the same register space

Integrate with the instructions of the microcontroller

Available XBs


- Floating Point Math
- Servo Control
- NeoPixel Control
- Enhanced Analog-to-Digital Functionality
- Multiple SPI

XB Roadmap

- Proportional-Integral-Derivative (PID) control
- Event Counters and Timers
- Quadrature Encoders/Decoders
- Pulse Width Modulation (PWM)
- Multiple UARTS



Why use FPGA?






Overview of Tutorial



OpenXLR8

Methodology that allows XLR8 users to develop their own Xcelerator Blocks and upload them to the FPGA.






Module-Level Design and Simulation


Pseudorandom Number Generator

- Using a Linear Feedback Shift Register (LFSR)
- 8-bit
- 4-tap






Module-Level Design and Simulation






Integration into XLR8: LFSR Wrapper






Integration into XLR8: XLR8 Top Module






Design Synthesis






Upload to FPGA





Run Sketch






Let's Dive In!



Arduino IDE Setup


- Go to Sketch -> Include Library -> Manage Libraries...
- Search for "XLR8" and install XLR8Core and XLR8BuildTemplate
- Go to Tools -> Board -> Boards Manager...
- Search for "XLR8" and install Alorium XLR8 Boards





Project Directory Setup


- In your operating system's file explorer, go into your Documents directory, then Arduino/libraries
- Copy the "XLR8BuildTemplate" directory you just downloaded to a new directory named "XLR8Build"
- This will be where we build our project






But for today at ESC...

Copy downloaded XLR8Build directory to Arduino libraries directory





Linear Feedback Shift Register (LFSR)



assign feedback = ~(lfsr_data[7] ^ lfsr_data[5] ^ lfsr_data[4] ^ lfsr_data[3]);



RTL for the LFSR

- RTL = Register-Transfer Level
 - HDL code
 - Verilog/SystemVerilog
 - VHDL
- Located in XLR8Build/extras/rtl
- The LFSR module, alorium_lfsr.v

```
module alorium lfsr
   // Clock and Reset
   input clk,
   input reset n,
   // Inputs
   input new seed,
  input enable,
  input wire [7:0] seed,
   // Output
  output reg [7:0] lfsr data
  wire feedback;
  assign feedback = ~(lfsr data[7] ^ lfsr data[5] ^ lfsr data[4] ^ lfsr data[3]);
  always @(posedge clk or negedge reset n) begin
      if (!reset n) begin
         lfsr data <= 8'h01; // LFSR register cannot be all 1's for XNOR LFSR
      else if (new seed) begin
        lfsr data <= &seed ? 8'h01 : seed ; // LFSR register cannot be all 1's 1
      else if (enable) begin
        lfsr data <= {lfsr data[6:0], feedback};</pre>
      end // else: !if(!reset n)
  end // always @ (posedge clk or negedge reset n)
endmodule // alorium lfsr
```



Testbench


• The testbench, alorium_lfsr_tb.v

```
include "alorium lfsr.v"
nodule alorium lfsr tb();
 reg clock, reset, new seed, enable;
 reg [7:0] in;
 wire [7:0] out;
 initial begin
   clock = 1;
   reset = 1;
   new seed = 0;
   enable = 0;
   #5 reset = 0;
   #10 reset = 1;
   #10 in = 8'b10101010;
   #15 new seed = 1;
   #5 new seed = 0;
   #5 enable = 1;
   #5 enable = 0;
   #25 enable = 1;
   #5 enable = 0;
   #25 enable = 1;
   #100;
   #5 $stop;
 always begin
   #5 clock = ~clock;
 alorium lfsr lfsr inst (
  // Clock and Reset
   .clk
              (clock),
   .reset n
              (reset),
   // Inputs
    .new seed
              (new seed),
    .enable
              (enable),
    . seed
              (in),
   // Output
   .lfsr_data (out));
endmodule:
```



Simulating the Testbench


- Start Modelsim
- File -> New -> Library...
- Create the default "work" library inside of our project RTL directory
- Compile -> Compile...
- Select alorium_lfsr.v and alorium_lfsr_tb.v
- "Compile" and then "Done"
- Open the testbench in the work area





Simulating the Testbench Continued

- Select our testbench signals and bring them into a waves window
- Hit the "Run –all" button





XLR8 Module

- xlr8_lfsr.v
- Connects the signals from the XLR8 core to the LFSR module
- Instantiates the alorium_lfsr module
- Controls register access

```
assign ctrl sel = (dm sel && ramadr == LFSR CTRL ADDR);
assign ctrl we = ctrl sel && (ramwe);
assign ctrl re = ctrl sel && (ramre):
assign seed sel = (dm sel && ramadr == LFSR SEED ADDR);
assign seed we = seed sel && (ramwe);
assign data sel = (dm sel && ramadr == LFSR DATA ADDR);
assign data we = data sel && (ramwe);
assign data re = data sel && (ramre);
assign dbus out = ({8{ctrl sel}} & lfsr ctrl)
                   ({8{seed_sel}} & lfsr_seed)
                   ({8{data sel}} & lfsr data);
assign io out en = ctrl re
                   seed re
                   data re;
always @(posedge clk or negedge rstn) begin
  if (!rstn) begin
      lfsr ctrl <= {WIDTH{1'b0}};</pre>
   end else if (clken && ctrl we) begin
      lfsr ctrl <= dbus in[WIDTH-1:0]:</pre>
end // always @ (posedge clk or negedge rstn)
always @(posedge clk or negedge rstn) begin
  if (!rstn) begin
      lfsr seed <= {WIDTH{1'b0}};</pre>
  end else if (clken && seed we) begin
     lfsr seed <= dbus in[WIDTH-1:0];</pre>
end // always @ (posedge clk or negedge rstn)
alorium lfsr lfsr inst (
                     // Clock and Reset
                     .clk
                                (clk),
                     .reset n (rstn),
                                (lfsr ctrl[0] | data re),
                                (lfsr seed),
                     // Output
                     .lfsr data (lfsr data));
```



XB Addresses

- xb_adr_pack.vh
- Declare the address locations of your registers
- Refer to the XLR8 User Manual to find open register space

```
// AVR address constants (localparams)
    for registers used by Xcelerator Blocks (XBs)
localparam LFSR CTRL Address = 8'he0;
localparam LFSR SEED Address = 8'he1;
localparam LFSR DATA Address = 8'he2;
```



LFSR Register Descriptions

LFSR Control Address 0xE0								
Bit	7	6	5	4	3	2	1	0
Function	Unused							Freerunning Mode
R/W	R	R	R	R	R	R	R	R/W
Initial	0	0	0	0	0	0	0	0
LFSR Seed								Address 0xE1
Bit	7	6	5	4	3	2	1	0
Function	LFSR Seed Data							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial	0	0	0	0	0	0	0	0
LFSR Data Add								
Bit	7	6	5	4	3	2	1	0
Function	LFSR Result Data							
R/W	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0



XLR8 Top

- xlr8_top.v
- Instantiate the xlr8_lfsr module
- Add the control signals to "stgi_xf_io_slv_dbusout" and "stgi_xf_io_slv_out_en"
- Don't forget to declare your control signals

```
assign stgi xf io slv dbusout = xlr8 clocks out en
                                                          ? xlr8 clocks dbusout :
                                                          ? xlr8 lfsr slv dbusout :
                                xlr8 lfsr slv out en
                                                           xlr8 gpio dbusout;
assign stgi xf io slv out en = xlr8 clocks out en ||
                                xlr8 lfsr slv out en ||
                                xlr8 gpio out en;
xlr8 lfsr #(
             .LFSR CTRL ADDR (LFSR CTRL Address),
             .LFSR SEED ADDR (LFSR SEED Address).
             .LFSR DATA ADDR (LFSR DATA Address),
             .WIDTH
                              (8)
lfsr inst
             // Clock and Reset
                           (core rstn),
             .rstn
             .clk
                           (clk io),
                           (1'b1),
             .clken
             // I/0
                           (io arb mux dbusout),
             .dbus in
                          (xlr8 lfsr slv dbusout),
             .dbus out
             .io out en
                          (xlr8 lfsr slv out en),
             // DM
                           (core ramadr lo8[7:0]),
             .ramadr
             .ramre
                           (core ramre),
             .ramwe
                           (core ramwe),
             .dm sel
                           (core dm sel)
```

endmodule



Modify the Project QSF File

- xlr8_top.qsf under the "quartus" directory
- Add in our module files and the register address file


```
    2016 Alorim Technology. All right reserved.

ings for XLR8 project
.aloriumtech.com/xlr8
thub.com/AloriumTechnology
./XLR8Core/extras/quartus/xlr8 top core.qsf
signment -name QXP FILE ../../XLR8Core/extras/quartus/xlr8 atme
ssignment -name VERILOG FILE ../../XLR8ExampleXB/extras/rtl/xlr
signment -name VERILOG FILE ../../XLR8Build/extras/rtl/alorium
signment -name VERILOG FILE ../../XLR8Build/extras/rtl/xlr8 lfs
signment -name VERILOG FILE ../../XLR8Build/extras/rtl/xb adr p
:l, etc.
signment -name SYSTEMVERILOG FILE ../rtl/xlr8 top.v
signment -name TOP LEVEL ENTITY xlr8 top
signment -name SDC FILE ../../XLR8Core/extras/quartus/xlr8 top.
signment -name FLOW ENABLE POWER ANALYZER OFF
signment -name EDA SIMULATION TOOL "ModelSim-Altera (Verilog)"
signment -name EDA TIME SCALE "1 ps" -section id eda simulation
```



Compile the Project in Quartus


- Open Quartus and open our project
 QSF file with File -> Open Project...
- Begin the compile with Processing Start Compilation
- After compilation is completed, File
 -> Convert Programming Files...
- Open Conversion Setup Data, open "openxlr8.cof," and Generate





Burn the FPGA Image

- Open the Arduino IDE
- Under Tools -> Board select OpenXLR8
- Connect your board via USB and make sure it is selected in Arduino under Tools -> Port
- Tools -> Burn Bootloader





Arduino Library for the LFSR


- XLR8_LFSR.h
- Defines the same register addresses as in the RTL
- Sets and reads the LFSR registers

```
#ifndef XLR8 LFSR H INCLUDED
#define _XLR8_LFSR_H_INCLUDED
#include <Arduino.h>
#define XLR8_LFSR_CTRL _SFR_MEM8(0xE0)
#define XLR8_LFSR_SEED _SFR_MEM8(0xE1)
#define XLR8_LFSR_DATA _SFR_MEM8(0xE2)
class XLR8 LFSRClass {
public:
 XLR8_LFSRClass() {}
 ~XLR8 LFSRClass() {}
 void set_seed(uint8_t seed) {
   XLR8_LFSR_SEED = seed;
 uint8_t get_lfsr() {
    return XLR8_LFSR_DATA;
 void set_freerunning_mode(boolean freerunning) {
    XLR8_LFSR_CTRL = freerunning;
private:
extern XLR8_LFSRClass XLR8_LFSR;
#endif
```



Arduino LFSR Example

- Include the XLR8_LFSR.h
- Set the seed, enter a loop to print the result of the LFSR to serial output
- Compile and run on the board







Thank You!

Questions?





@ESC_Conf #ESCsv