

Lab 3 PreLab

By Alp Tatar (300241739) and Fahmi Sajid Ahmed (300250180)


5.4 AC Circuit Design Truth Table

S2	S1	S0	op1	op2	Cy_in	CA output
0	0	0	A	B	0	$CA \leq A + B$
0	0	1	A	B	1	$CA \leq A + B + 1$
0	1	0	A	0	0	$CA \leq A$
0	1	1	A	0	1	$CA \leq A + 1$
1	0	0	A	B'	0	$CA \leq A + B'$
1	0	1	A	B'	1	$CA \leq A + B' + 1$
1	1	0	A'	0	0	$CA \leq A'$
1	1	1	A'	0	1	$CA \leq A' + 1$

KMap for Cy_in

S1S0	00	01	11	10
S2				
0	0	1	1	0
1	0	1	1	0


Cy_in = S0




Lab 3 PreLab

By Alp Tatar (300241739) and Fahmi Sajid Ahmed (300250180)

Arithmetic Circuit 4 Bit




Logic Circuit 4 Bit




4-Bit Register

Lab 3 PreLab

By Alp Tatar (300241739) and Fahmi Sajid Ahmed (300250180)




2-Bit MUX




4-Bit MUX

Lab 3 PreLab

By Alp Tatar (300241739) and Fahmi Sajid Ahmed (300250180)




8-Bit MUX




1 Bit Full Adder

Lab 3 PreLab

By Alp Tatar (300241739) and Fahmi Sajid Ahmed (300250180)



1 Bit Logic Circuit



State Indicator