NAME

gbz80 — CPU opcode reference uwu

DESCRIPTION

hOi!! Here's the opcodes supported by that dang ol' rgbasm(1) along with some details, the number of bytes and stuff ya need to encode them, and how many CPU cycles at 1MHz (or 2MHz in that NASTY GBC dual speed mode) needed to make 'em do the thing!

Note: All GROSS MATH STUFF that uses register ($\hat{\mathbf{a}} \hat{\mathbf{e}} \hat{\mathbf{I}} \hat{\mathbf{A}} \hat{\mathbf{a}} \hat{\mathbf{e}} \hat{\mathbf{I}}$) as destination can omit the destination as it is assumed to be register ($\hat{\mathbf{a}} \hat{\mathbf{e}} \hat{\mathbf{I}} \hat{\mathbf{A}} \hat{\mathbf{e}} \hat{\mathbf{I}}$) by default. The following two lines have the same effect:

```
OR ( \hat{a}¢\hat{l}A\hat{a}¢\hat{l}),=B
OR =B
```

LEGEND

Here's some words and what they mean!

- One of those general-purpose 16-bit registers (= $\mathbf{B}\mathbf{\hat{a}}\mathbf{\hat{z}}\mathbf{\hat{E}}\mathbf{\hat{C}}$), ; $\mathbf{D}(\mathbf{\hat{A}}\mathbf{\hat{1}}\mathbf{\mu}\mathbf{\hat{i}}\mathbf{\hat{i}}\mathbf{\hat{i}}\mathbf{\hat{j}}\mathbf{\hat{a}}\mathbf{\hat{j}}\mathbf{\hat{i}}\mathbf{\hat{a}}\mathbf{\hat{a}}\mathbf{\hat{a}}\mathbf{\hat{a}}\mathbf{\hat{i}}\mathbf{\hat{i}}\mathbf{\hat{a}}\mathbf{\hat{a}}\mathbf{\hat{a}}\mathbf{\hat{a}}\mathbf{\hat{i}}\mathbf{\hat{a}}\mathbf{\hat$
- *n8* 8-bit number
- *n*16 16-bit number
- e8 8-bit offset (-128 to 127)
- *u* 3 Weird 3-bit number (**0** to **7**)
- cc Condition codes:
 - **Z** Do thing if Z is set
 - NZ Do thing if Z is not set
 - C Do thing if C is set
 - **NC** Do thing if C is not set
 - ! cc Do the opposite thing

vec One of those dumb **RST** vectors (0x00, 0x08, 0x10, 0x18, 0x20, 0x28, 0x30, and 0x38)

INSTRUCTION OVERVIEW

```
8-bit Math and Logic Doodads
```

```
ADC ( â¢ÌAâ¢Ì),r8
```

ADC (\hat{a} ¢ÌA \hat{a} ¢Ì),[\hat{D} ½ \hat{a} (\hat{a} \hat{a} \hat{a}) \hat{a} ½;]

ADC (â¢ÌAâ¢Ì),n8

ADD (â¢ÌAâ¢Ì),r8

ADD (\hat{a} ¢ \hat{I} A \hat{a} ¢ \hat{I}),[\hat{D} ½ \hat{a} (\hat{a} \hat{a} \hat{a}) \ddot{i} ½;]

ADD (â¢ÌAâ¢Ì),n8

AND (â¢ÌAâ¢Ì),r8

AND (â¢ÌAâ¢Ì),[Đ½â (á ãâ)ï¼;]

AND (â¢ÌAâ¢Ì),n8

CP (â¢ÌAâ¢Ì),r8

CP (â¢ÌAâ¢Ì),[Đ½â (á ãâ)ï¼;]

CP (â¢ÌAâ¢Ì),n8

DEC r8

DEC [Đ½â (á ãâ)_]

```
INC r8
    INC [Đ½â (á ãâ)ï¼;]
    OR (â¢ÌAâ¢Ì),r8
    OR (\hat{a}¢ÌA\hat{a}¢Ì),[Đ½\hat{a} (\hat{a}ã\hat{a})ï¼;]
    OR ( â¢ÌAâ¢Ì),n8
    SBC (â¢ÌAâ¢Ì),r8
    SBC ( â¢ÌAâ¢Ì),[Đ½â ( á ãâ )ï¼;]
    SBC (â¢ÌAâ¢Ì),n8
    SUB (â¢ÌAâ¢Ì),r8
    SUB ( â¢ÌAâ¢Ì),[Đ½â ( á ãâ )ï¼;]
    SUB ( â¢ÌAâ¢Ì),n8
    XOR ( â¢ÌAâ¢Ì),r8
    XOR (\hat{a}¢\hat{l}A\hat{a}¢\hat{l}),[\hat{D}½\hat{a} (\hat{a} \hat{a}\hat{a})\ddot{i}½;]
    XOR ( â¢ÌAâ¢Ì),n8
16-bit Math Things
    ADD Đ1/2â (á ãâ)ï1/4;,r16
    DEC r16
    INC r16
Bit Opurrations >=3c
    BIT u3,r8
    BIT u3,[Đ½â (á ãâ)_]
    RES u3,r8
    RES u3,[Đ½â (á ãâ)ï¼;]
    SET u3,r8
    SET u3,[Đ½â ( á ãâ )_]
    SWAP r8
    SWAP [Đ½â ( á ãâ )_]
Shifty Bit Stuff ð
    RL r8
    RL [Đ½â (á ãâ)ï¼;]
    RLA
    RLC r8
    RLC [Đ½â (á ãâ)_]
    RLCA
    RR r8
    RR [Đ½â ( á ãâ )ï¼;]
    RRA
    RRC r8
    RRC [Đ½â ( á ãâ )_]
    RRCA
    SLA r8
    SLA [Đ½â (á ãâ )ï¼;]
    SRA r8
    SRA [Đ½â ( á ãâ )_]
```

SRL r8

SRL [Đ½â (á ãâ)_]

```
Load Stuff
      LD r8,r8
      LD r8,n8
      LD r16,n16
      LD [Đ½â (á ãâ )ï¼;],r8
      LD [Đ½â (á ãâ )ï¼;],n8
      LD r8,[Đ½â (á ãâ)ï¼;]
      LD [r16], (\hat{a}\hat{c}\hat{I}A\hat{a}\hat{c}\hat{I})
      LD [n16], (\hat{a}\hat{c}\hat{I}A\hat{a}\hat{c}\hat{I})
      LDH [n16], (\hat{a}\hat{c}\hat{I}A\hat{a}\hat{c}\hat{I})
      LDH [â¥(Ëâ£Ë C)],( â¢ÌAâ¢Ì)
      LD ( â¢ÌAâ¢Ì),[r16]
      LD ( â¢ÌAâ¢Ì),[n16]
      LDH ( â¢ÌAâ¢Ì),[n16]
      LDH ( â¢ÌAâ¢Ì),[â¥(Ëâ£Ë C)]
      LD [D^{1/2}\hat{a} (\acute{a} \tilde{a} \hat{a}) \ddot{i}/4; \eth], (\acute{a} \dot{c} \hat{A} \hat{a} \dot{c} \hat{I})
      LD [\mathbf{b}^{1/2}\hat{\mathbf{a}} ( \hat{\mathbf{a}} \hat{\mathbf{a}} \hat{\mathbf{a}})\hat{\mathbf{a}}, (\hat{\mathbf{a}}\hat{\mathbf{c}}\hat{\mathbf{l}}\hat{\mathbf{A}}\hat{\mathbf{a}}\hat{\mathbf{c}}\hat{\mathbf{l}})
      LD (\hat{a}¢\hat{l}A\hat{a}¢\hat{l}),[\hat{D}½\hat{a} (\hat{a} \hat{a}\hat{a})\hat{i}½\hat{d}]
      LD (\hat{a}¢\hat{I}A\hat{a}¢\hat{I}),[\hat{D}½\hat{a} (\hat{a} \hat{a}\hat{a})\hat{a}½\hat{b}]
Jumps and Things
      CALL n16
      CALL cc,n16
      JP Đ1/2â ( á ãâ )ï1/4;
      JP n16
      JP cc,n16
      JR e8
      JR cc,e8
      RET cc
      RET
      RETI
      RST vec
Stack Operations Instwuctions uwu
      ADD Đ1/2â (á ãâ)ï1/4;,SP
      ADD SP,e8
      DEC SP
      INC SP
      LD SP,n16
      LD [n16],SP
      LD Đ½â (á ãâ)ï¼;,SP+e8
      LD SP,Đ½â ( á ãâ )ï¼;
      POP ( â¢ÌAâ¢Ì)ðð¾ð¬ð′
      POP r16
      PUSH ( â¢ÌAâ¢Ì)ðð¾ð¬ð′
      PUSH r16
```

Weird Instructions?? O_o

CCF

CPL

 \mathbf{C}

Set if overflow from bit 7.

```
DAA
          DI
          ΕI
          HALTâ
          NOPE
          owo
          SCF
          STOP!!ð
INSTRUCTION REFERENCE
    ADC ( â¢ÌAâ¢Ì),r8
          Add r8's value plus the carry flag to (\hat{a} \notin \hat{A} \hat{a} \notin \hat{I}).
          Cycles: 1
          Bytes: 1
          Flags:
          \mathbf{Z}
                       Set if result is 0.
          Ν
          Н
                       Set if overflow from bit 3.
                       Set if overflow from bit 7.
          \mathbf{C}
    ADC (\hat{a}¢ÌA\hat{a}¢Ì),[Đ½\hat{a} (\hat{a} ã\hat{a})ï¼;]
          Add the byte at \mathbf{D}^{1/2}\hat{\mathbf{a}} ( \hat{\mathbf{a}} \hat{\mathbf{a}} \hat{\mathbf{a}}) \hat{\mathbf{i}}^{1/4}; plus the carry flag to ( \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{i}} \hat{\mathbf{A}} \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{i}}).
          Cycles: 2
          Bytes: 1
          Flags: See ADC ( â¢ÌAâ¢Ì),r8
    ADC ( â¢ÌAâ¢Ì),n8
          Add n8 plus the carry flag to ( â¢ÌAâ¢Ì).
          Cycles: 2
          Bytes: 2
          Flags: See ADC ( â¢ÌAâ¢Ì),r8
    ADD ( â¢ÌAâ¢Ì),r8
          Add r8's value to (\hat{a} \hat{c} \hat{l} A \hat{a} \hat{c} \hat{l}).
          Cycles: 1
          Bytes: 1
          Flags:
          \mathbf{Z}
                       Set if result is 0.
          Ν
                       Set if overflow from bit 3.
          Η
```

```
ADD ( â¢ÌAâ¢Ì),[Đ½â ( á ãâ )ï¼;]
      Add the byte at \mathbf{D}^{1/2}\hat{\mathbf{a}} ( \hat{\mathbf{a}} \hat{\mathbf{a}}\hat{\mathbf{a}})\hat{\mathbf{i}}^{1/4}; to ( \hat{\mathbf{a}}¢\hat{\mathbf{i}}A\hat{\mathbf{a}}¢\hat{\mathbf{i}}).
      Cycles: 2
      Bytes: 1
      Flags: See ADD ( â¢ÌAâ¢Ì),r8
ADD ( â¢ÌAâ¢Ì),n8
      Add n8 to (\hat{a}\hat{c}\hat{l}A\hat{a}\hat{c}\hat{l}).
      Cycles: 2
      Bytes: 2
      Flags: See ADD ( â¢ÌAâ¢Ì),r8
ADD Đ½â (á ãâ)ï¼;,r16
      Add file ...'s value r16 to \mathbf{D}^{1/2}\hat{\mathbf{a}} ( \hat{\mathbf{a}} \hat{\mathbf{a}}\hat{\mathbf{a}})\hat{\mathbf{i}}^{1/4}\hat{\mathbf{c}}.
      Cycles: 2
      Bytes: 1
      Flags:
      N
                   Set if overflow from bit 11.
      Н
      \mathbf{C}
                   Set if overflow from bit 15.
ADD Đ1/2â (á ãâ) ï1/4¿,SP
      Add SP's value to Đ1/2â ( á ãâ )ï1/4¿.
      Cycles: 2
      Bytes: 1
      Flags: See ADD Đ1/2â ( á ãâ )ï1/4;,r16
ADD SP,e8
      Add the signed value e8 to SP.
      Cycles: 4
      Bytes: 2
      Flags:
      \mathbf{Z}
                   0
      N
                   Set if overflow from bit 3.
      Н
                   Set if overflow from bit 7.
      \mathbf{C}
AND ( â¢ÌAâ¢Ì),r8
      Bitwise AND between r8's value and (\hat{a} \notin \hat{I} \land \hat{a} \notin \hat{I}).
      Cycles: 1
```

```
Flags:
```

Z Set if result is 0.

N 0 H 1 C 0

AND (â¢ÌAâ¢Ì),[Đ½â (á ãâ)ï¼;]

Bitwise AND between the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}\hat{\mathbf{a}}$) $\hat{\mathbf{i}}$ $\hat{\mathbf{i}}$ and ($\hat{\mathbf{a}}$ $\hat{\mathbf{c}}$ $\hat{\mathbf{i}}$ $\hat{\mathbf{A}}\hat{\mathbf{a}}$ $\hat{\mathbf{c}}$ $\hat{\mathbf{i}}$).

Cycles: 2 Bytes: 1

Flags: See AND (â¢ÌAâ¢Ì),r8

AND (â¢ÌAâ¢Ì),n8

Bitwise AND between n8's value and ($\hat{a} \notin \hat{I} \land \hat{a} \notin \hat{I}$).

Cycles: 2 Bytes: 2

Flags: See AND (â¢ÌAâ¢Ì),r8

BIT u3,r8

Test bit u3 in register r8, set the zero flag if bit not set.

Cycles: 2
Bytes: 2
Flags:

Z Set if the selected bit is 0.

N 0 **H** 1

BIT u3,[Đ½â (á ãâ)_]

Test bit u3 in the byte pointed by $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\tilde{\mathbf{a}}\hat{\mathbf{a}}$) $\tilde{\mathbf{i}}^{1/4}\hat{\mathbf{c}}$, set the zero flag if bit not set.

Cycles: 3 Bytes: 2

Flags: See BIT u3,r8

CALL n16

Call address n16. This pushes the address of the instruction after the **CALL** on the stack, such that **RET** can pop it later; then, it executes an implicit **JP n16**.

Cycles: 6
Bytes: 3

Flags: None affected.

CALL cc,n16

Call address n16 if condition cc is met.

Cycles: 1

```
Cycles: 6 taken / 3 untaken
       Bytes: 3
       Flags: None affected.
CCF
       Complement Carry Flag.
       Note: It appreciates the compliment 'w'
       Cycles: 1
       Bytes: 1
       Flags:
                     0
       N
                     0
       Η
       \mathbf{C}
                     Inverted.
CP ( â¢ÌAâ¢Ì),r8
       Subtract r8's value from (\hat{\mathbf{a}}\hat{\mathbf{e}}\hat{\mathbf{l}}\hat{\mathbf{A}}\hat{\mathbf{a}}\hat{\mathbf{e}}\hat{\mathbf{l}}) and set flags accordingly, but don't store the result. This is useful for
       ComParing values.
       Cycles: 1
       Bytes: 1
       Flags:
       {\bf Z}
                     Set if result is 0.
       \mathbf{N}
       Н
                     Set if borrow from bit 4.
       \mathbf{C}
                     Set if borrow (i.e. if r8 > (\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}} \hat{\mathbf{A}} \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}})).
CP ( â¢ÌAâ¢Ì),[Đ½â ( á ãâ )ï¼;]
       Subtract the byte at \mathbf{D}^{1/2}\hat{\mathbf{a}} ( \hat{\mathbf{a}} \hat{\mathbf{a}} )\hat{\mathbf{i}}^{1/4}; from (\hat{\mathbf{a}}¢\hat{\mathbf{i}}A\hat{\mathbf{a}}¢\hat{\mathbf{i}}) and set flags accordingly, but don't store the result.
       Cycles: 2
       Bytes: 1
       Flags: See CP ( â¢ÌAâ¢Ì),r8
CP ( â¢ÌAâ¢Ì),n8
       Subtract the value n8 from (\hat{a} \not\in \hat{I} A \hat{a} \not\in \hat{I}) and set flags accordingly, but don't store the result.
       Cycles: 2
       Bytes: 2
       Flags: See CP ( â¢ÌAâ¢Ì),r8
CPL
       ComPLement accumulator (\mathbf{A} = \mathbf{\hat{a}} \cdot (\mathbf{\hat{a}} \cdot \mathbf{\hat{k}} \mathbf{\hat{A}} \cdot \mathbf{\hat{k}} \mathbf{\hat{k}})).
       Note: This one doesn't appreciate the complement >=T
```

```
Bytes: 1
     Flags:
               1
     \mathbf{N}
     Η
               1
DAA
     Decimal Adjust Accumulator to get a correct BCD representation after an arithmetic instruction. (Wha???)
     Cycles: 1
     Bytes: 1
     Flags:
     \mathbf{Z}
               Set if result is 0.
     Η
     \mathbf{C}
               Set or reset depending on the operation.
DEC r8
     Decrement value in register r8 by 1.
     Cycles: 1
     Bytes: 1
     Flags:
     \mathbf{Z}
               Set if result is 0.
     N
     Η
               Set if borrow from bit 4.
DEC [Đ½â (á ãâ)_]
     Decrement the byte at \mathbf{D}^{1/2}\hat{\mathbf{a}} ( \hat{\mathbf{a}} \hat{\mathbf{a}}\hat{\mathbf{a}})\ddot{\mathbf{i}}^{1/4}\dot{\mathbf{c}} by 1.
     Cycles: 3
     Bytes: 1
     Flags: See DEC r8
DEC r16
     Decrement value in register r16 by 1.
     Cycles: 2
     Bytes: 1
     Flags: None affected.
DEC SP
     Decrement value in register SP by 1.
     Cycles: 2
     Bytes: 1
     Flags: None affected.
```

DI

Disable Interrupts by clearing the IME flag.

Cycles: 1

Bytes: 1

Flags: None affected.

ΕI

Enable Interrupts by setting the IME flag. The flag is only set after the instruction following EI.

Cycles: 1

Bytes: 1

Flags: None affected.

HALTâ

Enter CPU low-power consumption mode until an interrupt occurs. The exact behavior of this instruction depends on the state of the **IME** flag.

IME set The CPU enters low-power mode until *after* an interrupt is about to be serviced. The handler is executed normally, and the CPU resumes execution after the **HALTâ** when that returns.

IME not set

The behavior depends on whether an interrupt is pending (i.e. [IE] & [IF] is non-zero).

None pending

As soon as an interrupt becomes pending, the CPU resumes execution. This is like the above, except that the handler is *not* called.

Some pending

The CPU continues execution after the **HALTâ**, but the byte after it is read twice in a row (**PC** is not incremented, due to a hardware bug).

Cycles: -

Bytes: 1

Flags: None affected.

INC r8

Increment value in register r8 by 1.

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

N (

H Set if overflow from bit 3.

INC [Đ½â (á ãâ)ï¼;]

Increment the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}\hat{\mathbf{a}}$) $\hat{\mathbf{i}}^{1/4}\hat{\mathbf{c}}$ by 1.

Cycles: 3

```
Bytes: 1
```

Flags: See INC r8

INC r16

Increment value in register r16 by 1.

Cycles: 2 Bytes: 1

Flags: None affected.

INC SP

Increment value in register **SP** by 1.

Cycles: 2 Bytes: 1

Flags: None affected.

JP n16

Jump to address n16; effectively, store n16 into PC.

Cycles: 4
Bytes: 3

Flags: None affected.

JP cc,n16

Jump to address n16 if condition cc is met.

Cycles: 4 taken / 3 untaken

Bytes: 3

Flags: None affected.

JP Đ½
â (á ã
â)ï¼;

Jump to address in Đ1/2â (á ãâ) jï/4¿; effectively, load PC with value in register Đ1/2â (á ãâ) jï/4¿.

Cycles: 1 Bytes: 1

Flags: None affected.

JR e8

Relative Jump by adding e8 to the address of the instruction following the **JR**. To clarify, an operand of 0 is equivalent to no jumping.

Cycles: 3 Bytes: 2

Flags: None affected.

JR cc,e8

Relative Jump by adding e8 to the current address if condition cc is met.

Cycles: 3 taken / 2 untaken

Bytes: 2

Flags: None affected.

LD r8.r8

Load (copy) value in register on the right into register on the left.

Cycles: 1

Bytes: 1

Flags: None affected.

LD r8.n8

Load value n8 into register r8.

Cycles: 2

Bytes: 2

Flags: None affected.

LD r16,n16

Load value n16 into register r16.

Cycles: 3

Bytes: 3

Flags: None affected.

LD [Đ½â (á ãâ)ï¼;],r8

Store value in register r8 into the byte pointed to by register D1/2â (á ãâ) j1/4.

Cycles: 2

Bytes: 1

Flags: None affected.

LD [Đ½â (á ãâ)ï¼;],n8

Store value n8 into the byte pointed to by register D1/2â (á ãâ)ï1/4¿.

Cycles: 3

Bytes: 2

Flags: None affected.

LD r8,[Đ½â (á ãâ)_]

Load value into register 18 from the byte pointed to by register $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}\hat{\mathbf{a}}$) $\hat{\mathbf{a}}^{1/4}\hat{\mathbf{c}}$.

Cycles: 2

```
Flags: None affected.
```

LD [r16],(â¢ÌAâ¢Ì)

Store value in register ($\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}} \hat{\mathbf{A}} \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}}$) into the byte pointed to by register r16.

Cycles: 2

Bytes: 1

Flags: None affected.

LD [n16],(â¢ÌAâ¢Ì)

Store value in register ($\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}} \hat{\mathbf{A}} \hat{\mathbf{c}} \hat{\mathbf{l}}$) into the byte at address n16.

Cycles: 4
Bytes: 3

Flags: None affected.

LDH [n16],(â¢ÌAâ¢Ì)

Store value in register ($\hat{\mathbf{a}} \notin \hat{\mathbf{I}} \wedge \hat{\mathbf{a}} \notin \hat{\mathbf{I}}$) into the byte at address n16, provided the address is between \$FF00 and \$FFFF.

Cycles: 3 Bytes: 2

Flags: None affected.

This is sometimes written as LDIO [n16], (â¢ÌAâ¢Ì), or LD [\$FF00+n8], (â¢ÌAâ¢Ì).

LDH [â¥(Ëâ£Ë C)],(â¢ÌAâ¢Ì)

Store value in register ($\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}} \hat{\mathbf{A}} \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}}$) into the byte at address $FF00+\hat{a} \hat{\mathbf{c}} \hat{\mathbf{c}} \hat{\mathbf{c}} \hat{\mathbf{c}}$.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as LDIO [â\(\text{\text{E}}\)a\(\text{\text{E}}\)],(\(\text{a}\text{\text{\text{L}}}\)a\(\text{\text{L}}\)), or LD [\$\(\text{FF00+a}\(\text{\text{E}}\)\)\(\text{E}\(\text{\text{E}}\)\)\(\text{E}\(\text{L}\)\)\(\text{L}

LD (â¢ÌAâ¢Ì),[r16]

Load value in register ($\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}} \mathbf{A} \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}}$) from the byte pointed to by register r16.

Cycles: 2 Bytes: 1

Flags: None affected.

LD (â¢ÌAâ¢Ì),[n16]

Load value in register ($\hat{a} \notin \hat{I} \land \hat{a} \notin \hat{I}$) from the byte at address n16.

Cycles: 4
Bytes: 3

GBZ80(7)

Flags: None affected.

LDH (â¢ÌAâ¢Ì),[n16]

Load value in register ($\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}} \hat{\mathbf{A}} \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}}$) from the byte at address n16, provided the address is between \$FF00 and \$FFFFF.

Cycles: 3

Bytes: 2

Flags: None affected.

This is sometimes written as LDIO (â¢ÌAâ¢Ì),[n16], or LD (â¢ÌAâ¢Ì),[\$FF00+n8].

LDH (â¢ÌAâ¢Ì),[â¥(Ëâ£Ë C)]

Load value in register ($\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}} \hat{\mathbf{A}} \hat{\mathbf{c}} \hat{\mathbf{l}}$) from the byte at address \$FF00+c.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as LDIO ($\hat{a} \hat{c} \hat{A} \hat{c} \hat{c}$), [$\hat{a} \hat{c} \hat{c} \hat{c} \hat{c}$], or LD ($\hat{a} \hat{c} \hat{A} \hat{c} \hat{c}$), [$\hat{a} \hat{c} \hat{c} \hat{c} \hat{c}$].

LD $[D^{1/2}\hat{a} (\acute{a} \tilde{a} \hat{a}) \ddot{i}/4; \eth], (\acute{a} \dot{c} \hat{A} \hat{a} \dot{c} \hat{I})$

Store value in register ($\hat{\mathbf{a}}$ ¢ $\hat{\mathbf{l}}$ A $\hat{\mathbf{a}}$ ¢ $\hat{\mathbf{l}}$) into the byte pointed by $\hat{\mathbf{D}}$ ½ $\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}$ $\hat{\mathbf{a}}$) $\hat{\mathbf{i}}$ ½ $\hat{\mathbf{a}}$ and increment $\hat{\mathbf{D}}$ ½ $\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}$ $\hat{\mathbf{a}}$) $\hat{\mathbf{i}}$ ½ $\hat{\mathbf{a}}$ afterwards.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as LD [$\frac{1}{2}$ % (á ãâ) $\frac{1}{4}$ 2+],(â¢ÌAâ¢Ì), or LDI [$\frac{1}{2}$ % (á ãâ) $\frac{1}{4}$ 2],(â¢ÌAâ¢Ì).

LD [Đ½â (á ãâ)_ð],(â¢ÌAâ¢Ì)

Store value in register ($\hat{a} \notin \hat{I} A \hat{a} \notin \hat{I}$) into the byte pointed by $\hat{D}^{1/2}\hat{a}$ ($\hat{a} = \hat{a}\hat{a}$) $\hat{i}^{1/4}$; and decrement $\hat{D}^{1/2}\hat{a}$ ($\hat{a} = \hat{a}\hat{a}$) $\hat{i}^{1/4}$; afterwards.

Cycles: 2

Bytes: 1

Flags: None affected.

This is sometimes written as LD [$\frac{1}{2}$ % (á ãâ) $\frac{1}{4}$ 2-],(â¢ÌAâ¢Ì), or LDD [$\frac{1}{2}$ % (á ãâ) $\frac{1}{4}$ 2],(â¢ÌAâ¢Ì).

LD (\hat{a} ¢ \hat{I} A \hat{a} ¢ \hat{I}),[\hat{D} ½ \hat{a} (\hat{a} \hat{a} \hat{a}) \hat{i} ¼ \hat{b}]

Load value into register ($\mathbf{\hat{a}}$ ¢ $\mathbf{\hat{l}}$ A $\mathbf{\hat{a}}$ ¢ $\mathbf{\hat{l}}$) from the byte pointed by $\mathbf{\hat{D}}^{1}$ /2 $\mathbf{\hat{a}}$ ($\mathbf{\acute{a}}$ $\mathbf{\tilde{a}}$ $\mathbf{\acute{a}}$) $\mathbf{\ddot{i}}^{1}$ /4 $\mathbf{\ddot{c}}$ and decrement $\mathbf{\hat{D}}^{1}$ /2 $\mathbf{\hat{a}}$ ($\mathbf{\acute{a}}$ $\mathbf{\ddot{a}}$) $\mathbf{\ddot{i}}^{1}$ /4 $\mathbf{\ddot{c}}$ afterwards.

Cycles: 2

GBZ80(7)

```
Flags: None affected.
```

```
This is sometimes written as LD ( \hat{a}¢\hat{l}A\hat{a}¢\hat{l}),[\theta%\hat{a}0 ( \hat{a} \hat{a}0)\hat{i}%\hat{i}0-], or LDD ( \hat{a}¢\hat{l}A\hat{a}¢\hat{l}),[\theta%\hat{a}0 ( \hat{a} \hat{a}0)\hat{i}%\hat{i}1].
```

LD (\hat{a} ¢ \hat{I} A \hat{a} ¢ \hat{I}),[\hat{D} ½ \hat{a} (\hat{a} \hat{a}) \hat{i} ¼ \hat{b}]

Load value into register ($\hat{a}\phi\hat{I}A\hat{a}\phi\hat{I}$) from the byte pointed by $\hat{D}^{1/2}\hat{a}$ (\hat{a} $\hat{a}\hat{a}$) $\hat{i}^{1/4}$; and increment $\hat{D}^{1/2}\hat{a}$ (\hat{a} $\hat{a}\hat{a}$) $\hat{i}^{1/4}$; afterwards.

```
Cycles: 2
Bytes: 1
```

Flags: None affected.

This is sometimes written as LD (\hat{a} ¢ÌA \hat{a} ¢Ì),[\hat{b} ½â (\hat{a} ãâ) \ddot{i} ½;+], or LDI (\hat{a} ¢ÌA \hat{a} ¢Ì),[\hat{b} ½â (\hat{a} ãâ) \ddot{i} ½;].

LD SP,n16

Load value n16 into register SP.

Cycles: 3
Bytes: 3

Flags: None affected.

LD [n16],SP

Store **SP** & **\$FF** at address n16 and **SP** >> **8** at address n16 + 1.

Cycles: 5
Bytes: 3

Flags: None affected.

LD Đ½â (á ãâ)ï¼;,SP+e8

Add the signed value e8 to SP and store the result in $\frac{\mathbf{D}^{1/2}\mathbf{\hat{a}}}{\mathbf{a}}$ ($\mathbf{\hat{a}}$ $\mathbf{\hat{a}}$) $\mathbf{\hat{a}}$) $\mathbf{\hat{a}}$.

Cycles: 3

Bytes: 2

Flags: **Z** 0 **N** 0

H Set if overflow from bit 3.C Set if overflow from bit 7.

LD SP,Đ½â (á ãâ)ï¼;

Load register Đ1/2â (á ãâ) i 1/4; into register SP.

Cycles: 2 Bytes: 1

Flags: None affected.

```
NOPE
     No OPEration.
     Cycles: 1
     Bytes: 1
     Flags: None affected.
OR ( â¢ÌAâ¢Ì).r8
     Store into (\hat{a} \not\in \hat{A} \hat{a} \not\in \hat{A}) the bitwise OR of r8's value and (\hat{a} \not\in \hat{A} \hat{a} \not\in \hat{A}).
     Cycles: 1
     Bytes: 1
     Flags:
                Set if result is 0.
     \mathbf{Z}
     N
     Η
                0
     \mathbf{C}
                0
OR ( â¢ÌAâ¢Ì),[Đ½â ( á ãâ )ï¼;]
     Store into (\hat{a} \not\in \hat{A} \hat{a} \not\in \hat{A}) the bitwise OR of the byte at \hat{D} / 2\hat{a} (\hat{a} \hat{a} \hat{a}) \hat{i} / 4\hat{c} and (\hat{a} \not\in \hat{A} \hat{a} \not\in \hat{A}).
     Cycles: 2
     Bytes: 1
     Flags: See OR ( â¢ÌAâ¢Ì),r8
OR ( â¢ÌAâ¢Ì),n8
     Store into ( â¢ÌAâ¢Ì) the bitwise OR of n8 and ( â¢ÌAâ¢Ì).
     Cycles: 2
     Bytes: 2
     Flags: See OR ( â¢ÌAâ¢Ì),r8
owo
     Load bulge into register *notice*.
     Cycles: 0.25
     Bytes: *eyes widen in surprise* r-rgbds! what are you doing?! <///< *starts to blush* xD
     Flags:
     ð'ââ ï Pirate
                Checkered
     ð
                France
     9%9.
     ð ó § ó ¢ ó · ó ¬ ó ³ ó ¿ Dragon
```

POP (â¢ÌAâ¢Ì)ðð¾ð¬ð´

Pop register ($\hat{a} \notin \hat{I} A \hat{a} \notin \hat{I}) \delta \delta \sqrt[3]{\delta} - \delta$ from the stack. This is roughly equivalent to the following $\hat{a} \cdot CUTE \hat{a}$ instructions:

```
ld f, [sp]; See below for individual flags inc sp ld a, [sp]
```

```
inc sp

Cycles: 3

Bytes: 1

Flags:

Z Set from bit 7 of the popped low byte.

N Set from bit 6 of the popped low byte.

H Set from bit 5 of the popped low byte.

C Set from bit 4 of the popped low byte.
```

POP r16

Pop register x 16 from the stack. This is roughly equivalent to the following \hat{a} "CUTE \hat{a} " instructions:

```
ld LOW(r16), [sp] ; â¥(Ëâ£Ë C), (´Îµï½ )â; or â ( á ãâ )ï½; inc sp ld HIGH(r16), [sp] ; =B, ;D or Đ½ inc sp
```

Cycles: 3

Bytes: 1

Flags: None affected.

Flags: None affected.

Flags: None affected.

PUSH (â¢ÌAâ¢Ì)ðð¾ð¬ð′

```
dec sp
    ld [sp], a
    dec sp
    ld [sp], flag_Z << 7 | flag_N << 6 | flag_H << 5 | flag_C << 4
Cycles: 4
Bytes: 1</pre>
```

PUSH r16

Push register r16 into the stack. This is roughly equivalent to the following \hat{a} CUTE \hat{a} instructions:

```
dec sp
ld [sp], HIGH(r16); =B, ;D or Đ½
dec sp
ld [sp], LOW(r16); â¥(Ëâ£Ë C), (´Îμϊ½)â; or â (áãâ)﾿
Cycles: 4
Bytes: 1
```

RES u3,r8

Set bit u3 in register r8 to 0. Bit 0 is the rightmost one, bit 7 the leftmost one.

Cycles: 2

Bytes: 2

Flags: None affected.

RES u3,[Đ½â (á ãâ)_]

Set bit u3 in the byte pointed by $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}\hat{\mathbf{a}}$) $\hat{\mathbf{a}}^{1/4}$ to 0. Bit 0 is the rightmost one, bit 7 the leftmost one.

Cycles: 4

Bytes: 2

Flags: None affected.

RET

Return from subroutine. This is basically a **POP PC** (if such an instruction existed). See**POP r16** for an explanation of how **POP** works.

Cycles: 4

Bytes: 1

Flags: None affected.

RET cc

Return from subroutine if condition cc is met.

Cycles: 5 taken / 2 untaken

Bytes: 1

Flags: None affected.

RETI

Return from subroutine and enable interrupts. This is basically equivalent to executing **EI** then **RET**, meaning that **IME** is set right after this instruction.

Cycles: 4

Bytes: 1

Flags: None affected.

RL r8

Rotate bits in register r8 left through carry.

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

N 0 **H** 0

C Set according to result.

RL [Đ½â (á ãâ)_]

Rotate the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}\hat{\mathbf{a}}$) $\hat{\mathbf{i}}^{1/4}\hat{\mathbf{c}}$ left through carry.

Cycles: 4

Bytes: 2

Flags: See RL r8

RLA

Rotate register (â¢ÌAâ¢Ì) left through carry.

Cycles: 1

Bytes: 1

Flags:

 \mathbf{Z}

0 N

0 Η

 \mathbf{C} Set according to result.

RLC r8

Rotate register r8 left.

Cycles: 2

Bytes: 2

Flags:

 \mathbf{Z} Set if result is 0.

 \mathbf{N}

Η

Set according to result.

RLC [Đ½â (á ãâ)ï¼;]

Rotate the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}\hat{\mathbf{a}}$) $\hat{\mathbf{i}}^{1/4}$; left.

Cycles: 4

Bytes: 2

Flags: See RLC r8

RLCA

Rotate register (â¢ÌAâ¢Ì) left.

Cycles: 1

```
Flags:
```

 \mathbf{Z}

0

 $\mathbf{N} = 0$

 $\mathbf{H} = 0$

C Set according to result.

RR r8

Rotate register r8 right through carry.

$$C \rightarrow [7 \rightarrow 0] \rightarrow C$$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

N (

 \mathbf{H}

C Set according to result.

RR [Đ½â (á ãâ)ï¼;]

Rotate the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\acute{\mathbf{a}}$ $\tilde{\mathbf{a}}\hat{\mathbf{a}}$) $\ddot{\mathbf{i}}^{1/4}$ $\ddot{\mathbf{c}}$ right through carry.

$$C \rightarrow [7 \rightarrow 0] \rightarrow C$$

Cycles: 4

Bytes: 2

Flags: See RR r8

RRA

Rotate register (â¢ÌAâ¢Ì) right through carry.

$$C \rightarrow [7 \rightarrow 0] \rightarrow C$$

Cycles: 1

Bytes: 1

Flags:

 \mathbf{Z} 0

N 0

H (

C Set according to result.

RRC r8

Rotate register r8 right.

$$[0] \rightarrow [7 \rightarrow 0] \rightarrow C$$

Cycles: 2

Bytes: 2

Flags:

```
Z Set if result is 0.
```

N (

 $\mathbf{H} = 0$

C Set according to result.

RRC [Đ½â (á ãâ)_]

Rotate the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}\hat{\mathbf{a}}$) $\hat{\mathbf{i}}^{1/4}\hat{\mathbf{c}}$ right.

$$[0] \rightarrow [7 \rightarrow 0] \rightarrow C$$

Cycles: 4

Bytes: 2

Flags: See RRC r8

RRCA

Rotate register (â¢ÌAâ¢Ì) right.

$$[0] \rightarrow [7 \rightarrow 0] \rightarrow C$$

Cycles: 1

Bytes: 1

Flags:

 \mathbf{Z}

 \mathbf{N} 0

0

 \mathbf{H}

C Set according to result.

RST vec

Call address vec. This is a shorter and faster equivalent to CALL for suitable values of vec.

Cycles: 4

Bytes: 1

Flags: None affected.

SBC (â¢ÌAâ¢Ì),r8

Subtract r8's value and the carry flag from ($\mathbf{\hat{a}} \mathbf{\hat{c}} \mathbf{\hat{l}} \mathbf{A} \mathbf{\hat{a}} \mathbf{\hat{c}} \mathbf{\hat{l}}$).

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

 \mathbf{N}

H Set if borrow from bit 4.

C Set if borrow (i.e. if $(r8 + carry) > (\hat{a} \hat{c} \hat{I} \hat{A} \hat{a} \hat{c} \hat{I})$).

SBC (â¢ÌAâ¢Ì),[Đ½â (á ãâ)ï¼;]

Subtract the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}\hat{\mathbf{a}}$) $\hat{\mathbf{i}}^{1/4}$ $\hat{\mathbf{c}}$ and the carry flag from ($\hat{\mathbf{a}}$ ¢ $\hat{\mathbf{i}}$ A $\hat{\mathbf{a}}$ ¢ $\hat{\mathbf{i}}$).

Cycles: 2

```
Bytes: 1
```

Flags: See SBC (â¢ÌAâ¢Ì),r8

SBC (â¢ÌAâ¢Ì),n8

Subtract the value n8 and the carry flag from ($\mathbf{\hat{a}} \mathbf{\hat{c}} \mathbf{\hat{I}} \mathbf{A} \mathbf{\hat{a}} \mathbf{\hat{c}} \mathbf{\hat{I}}$).

Cycles: 2 Bytes: 2

Flags: See SBC (â¢ÌAâ¢Ì),r8

SCF

Set Carry Flag.

Cycles: 1

Bytes: 1

Flags:

 $\mathbf{N} = 0$

 $\mathbf{H} = 0$

C 1

SET u3,r8

Set bit u3 in register r8 to 1. Bit 0 is the rightmost one, bit 7 the leftmost one.

Cycles: 2

Bytes: 2

Flags: None affected.

SET u3,[Đ½â (á ãâ)_]

Set bit u3 in the byte pointed by $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ (\mathbf{a} $\mathbf{\tilde{a}}\hat{\mathbf{a}}$) $\mathbf{l}^{1/4}\hat{\mathbf{c}}$ to 1. Bit 0 is the rightmost one, bit 7 the leftmost one.

Cycles: 4

Bytes: 2

Flags: None affected.

SLA r8

Shift Left Arithmetically register r8.

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

 \mathbf{N}

H (

C Set according to result.

SLA [Đ½â (á ãâ)_]

Shift Left Arithmetically the byte at Đ½â (á ãâ) ji¼;.

Cycles: 4

Bytes: 2

Flags: See SLA r8

SRA r8

Shift Right Arithmetically register *r8*.

$$[7] -> [7 -> 0] -> C$$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

N (

 $\mathbf{H} = 0$

C Set according to result.

SRA [Đ½â (á ãâ)_]

Shift Right Arithmetically the byte at D1/2â (á ãâ)ï1/4¿.

$$[7] -> [7 -> 0] -> C$$

Cycles: 4

Bytes: 2

Flags: See SRA r8

SRL r8

Shift Right Logically register r8.

$$0 \rightarrow [7 \rightarrow 0] \rightarrow C$$

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

N 0

H (

C Set according to result.

SRL [Đ½â (á ãâ)_]

Shift Right Logically the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\acute{\mathbf{a}}$ $\tilde{\mathbf{a}}\hat{\mathbf{a}}$) $\ddot{\mathbf{i}}^{1/4}$.

$$0 \rightarrow [7 \rightarrow 0] \rightarrow C$$

Cycles: 4

```
Flags: See SRA r8
```

STOP!!ð

Enter CPU very low power mode. Also used to switch between double and normal speed CPU modes in GBC.

Cycles: -

Bytes: 2

Flags: None affected.

SUB (â¢ÌAâ¢Ì),r8

Subtract r8's value from ($\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}} \hat{\mathbf{A}} \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}}$).

Cycles: 1

Bytes: 1

Flags:

Z Set if result is 0.

N 1

H Set if borrow from bit 4.

C Set if borrow (set if $r8 > (\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{I}} \hat{\mathbf{A}} \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{I}})$).

SUB (\hat{a} ¢ \hat{I} A \hat{a} ¢ \hat{I}),[\hat{D} ½ \hat{a} (\hat{a} \hat{a}) \hat{i} ½;]

Subtract the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}\hat{\mathbf{a}}$) $\hat{\mathbf{i}}^{1/4}$; from ($\hat{\mathbf{a}}$ ¢ $\hat{\mathbf{i}}$ A $\hat{\mathbf{a}}$ ¢ $\hat{\mathbf{i}}$).

Cycles: 2

Bytes: 1

Flags: See SUB (â¢ÌAâ¢Ì),r8

SUB (â¢ÌAâ¢Ì),n8

Subtract the value n8 from ($\hat{a} \notin \hat{I} \land \hat{a} \notin \hat{I}$).

Cycles: 2

Bytes: 2

Flags: See SUB (â¢ÌAâ¢Ì),r8

SWAP r8

Swap the upper 4 bits in register r8 and the lower 4 ones.

Cycles: 2

Bytes: 2

Flags:

Z Set if result is 0.

 $\mathbf{N} = 0$

 $\mathbf{H} = 0$

 \mathbf{C} 0

SWAP [Đ½â (á ãâ)ï¼;]

Swap the upper 4 bits in the byte pointed by $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\tilde{\mathbf{a}}\hat{\mathbf{a}}$) $\tilde{\mathbf{a}}$ and the lower 4 ones.

```
Cycles: 4
Bytes: 2
Flags: See SWAP r8
```

XOR (â¢ÌAâ¢Ì),r8

Bitwise XOR between r8's value and ($\hat{a} \notin \hat{I} \land \hat{a} \notin \hat{I}$).

Cycles: 1

Bytes: 1

Flags: **Z** Set if result is 0. **N** 0 **H** 0 **C** 0

XOR (â¢ÌAâ¢Ì),[Đ½â (á ãâ)ï¼;]

Bitwise XOR between the byte at $\mathbf{D}^{1/2}\hat{\mathbf{a}}$ ($\hat{\mathbf{a}}$ $\hat{\mathbf{a}}$ $\hat{\mathbf{a}}$) $\hat{\mathbf{i}}$ $\hat{\mathbf{i}}$ $\hat{\mathbf{a}}$ and ($\hat{\mathbf{a}}$ $\hat{\mathbf{c}}$ $\hat{\mathbf{i}}$ $\hat{\mathbf{A}}$ $\hat{\mathbf{a}}$ $\hat{\mathbf{c}}$ $\hat{\mathbf{i}}$).

Cycles: 2 Bytes: 1

Flags: See XOR (â¢ÌAâ¢Ì),r8

XOR (â¢ÌAâ¢Ì),n8

Bitwise XOR between n8's value and ($\hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}} \hat{\mathbf{A}} \hat{\mathbf{a}} \hat{\mathbf{c}} \hat{\mathbf{l}}$).

Cycles: 2 Bytes: 2

Flags: See XOR (â¢ÌAâ¢Ì),r8

SEE ALSO

rgbasm(1), rgbds(7)

HISTORY

Carsten Sørensen made this dang cool **rgbds** thingy as part of some ASMotor program, then Justin Lloyd put it in RGBDS. Now some DUMB NERDS at **https://github.com/gbdev/rgbds** take care of it.